



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



SPECIFICATION

SPEC. No. A-SoftCKC-b

D A T E : 2015 Jan.

To

Non-Controlled Copy

CUSTOMER'S PRODUCT NAME

TDK PRODUCT NAME

MULTILAYER CERAMIC CHIP CAPACITORS
CKC Series / Automotive Grade
2 in 1 Array
Soft Termination

Please return this specification to TDK representatives.

If orders are placed without returned specification, please allow us to judge that specification is accepted by your side.

RECEIPT CONFIRMATION

DATE: _____ YEAR _____ MONTH _____ DAY _____

TDK Corporation
Sales
Electronic Components
Sales & Marketing Group

TDK-EPC Corporation
Engineering
Ceramic Capacitors Business Group

APPROVED	Person in charge

APPROVED	CHECKED	Person in charge

1. SCOPE

This specification is applicable to chip type multilayer ceramic capacitors with a priority over the other relevant specifications.

Production places defined in this specification shall be TDK-EPC Corporation Japan, TDK (Suzhou) Co., Ltd and TDK Components U.S.A. Inc.

EXPLANATORY NOTE:

This specification warrants the quality of the ceramic chip capacitor. The chips should be evaluated or confirmed a state of mounted on your product.


If the use of the chips go beyond the bounds of the specification, we can not afford to guarantee.

2. CODE CONSTRUCTION

(Example)

Catalog Number :	<u>CKCM25</u>	<u>X8R</u>	<u>1 H</u>	<u>102</u>	<u>M</u>	<u>060</u>	<u>A</u>	<u>L</u>
(Web)	<u>CKCL22</u>	<u>X7R</u>	<u>1 A</u>	<u>224</u>	<u>M</u>	<u>085</u>	<u>A</u>	<u>L</u>
	(1)	(2)	(3)	(4)	(5)	(6)	(7)	(8)
Item Description :	<u>CKCM25</u>	<u>X8R</u>	<u>1 H</u>	<u>102</u>	<u>M</u>	<u>T</u>	<u>000S</u>	
	<u>CKCL22</u>	<u>X7R</u>	<u>1 A</u>	<u>224</u>	<u>M</u>	<u>T</u>	<u>000S</u>	
	(1)	(2)	(3)	(4)	(5)	(9)	(10)	

(1) Type



Please refer to product list for the dimension of each product.

(2) Temperature Characteristics (Details are shown in para 8 No.6, 7)

(3) Rated Voltage

Symbol	Rated Voltage
2 A	DC 100 V
1 H	DC 50 V
1 E	DC 25 V
1 A	DC 10 V

(4) Rated Capacitance

Stated in three digits and in units of pico farads (pF).
The first and second digits identify the first and second significant figures of the capacitance, the third digit identifies the multiplier.

(Example)

Symbol	Rated Capacitance
102	1,000pF

3. RATED CAPACITANCE AND TOLERANCE

3.1 Standard combination of rated capacitances and tolerances

Class	Temperature Characteristics	Capacitance tolerance	Rated capacitance
1	C0G	F (± 1 pF)	10pF
		K (± 10 %)	E- 6 series
2	X7R X8R	M (± 20 %)	E- 6 series

3.2 Capacitance Step in E series

E series	Capacitance Step					
E- 6	1.0	1.5	2.2	3.3	4.7	6.8

4. OPERATING TEMPERATURE RANGE

T.C.	Min.operating Temperature	Max.operating Temperature	Reference Temperature
C0G X7R	-55°C	125°C	25°C
X8R	-55°C	150°C	25°C

5. STORING CONDITION AND TERM

5 to 40°C at 20 to 70%RH

6 months Max.

6. RECOMMENDED CONDITION FOR SOLDERING

Soldering is limited to Reflow soldering.

7. INDUSTRIAL WASTE DISPOSAL




Dispose this product as industrial waste in accordance with the industrial Waste Law.

8. PERFORMANCE

table 1

No.	Item	Performance	Test or inspection method												
1	External Appearance	No defects which may affect performance.	Inspect with magnifying glass (3×)												
2	Insulation Resistance	10,000MΩ or 500MΩ·μF min. (As for the capacitor of rated voltage 16V DC and under, 10,000MΩ or 100MΩ·μF min.) whichever smaller.	To measure between each terminal. Apply rated voltage for 60s.												
3	Voltage Proof	Withstand test voltage without insulation breakdown or other damage.	Class 1: 3 times of rated voltage Class 2: 2.5 times of rated voltage Above DC voltage shall be applied for 1~5s. Charge / discharge current shall not exceed 50mA.												
4	Capacitance	Within the specified tolerance.	<table border="1"> <thead> <tr> <th colspan="2">Class 1</th> </tr> <tr> <th>Measuring frequency</th> <th>Measuring voltage</th> </tr> </thead> <tbody> <tr> <td>1MHz ± 10%</td> <td>0.5 ~ 5Vrms.</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th colspan="2">Class 2</th> </tr> <tr> <th>Measuring frequency</th> <th>Measuring voltage</th> </tr> </thead> <tbody> <tr> <td>1kHz ± 10%</td> <td>1.0 ± 0.2Vrms.</td> </tr> </tbody> </table> <p>To measure between each terminal.</p>	Class 1		Measuring frequency	Measuring voltage	1MHz ± 10%	0.5 ~ 5Vrms.	Class 2		Measuring frequency	Measuring voltage	1kHz ± 10%	1.0 ± 0.2Vrms.
Class 1															
Measuring frequency	Measuring voltage														
1MHz ± 10%	0.5 ~ 5Vrms.														
Class 2															
Measuring frequency	Measuring voltage														
1kHz ± 10%	1.0 ± 0.2Vrms.														
5	Q (Class 1) Dissipation Factor (Class 2)	<table border="1"> <thead> <tr> <th>Capacitance</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>30pF and over</td> <td>1,000 min.</td> </tr> <tr> <td>Under 30pF</td> <td>400+20×C min.</td> </tr> </tbody> </table> <p>C : Rated capacitance (pF)</p> <table border="1"> <thead> <tr> <th>Rated Voltage</th> <th>D.F.</th> </tr> </thead> <tbody> <tr> <td>2A, 1H, 1E</td> <td>0.03 max.</td> </tr> <tr> <td>1A</td> <td>0.05 max.</td> </tr> </tbody> </table>	Capacitance	Q	30pF and over	1,000 min.	Under 30pF	400+20×C min.	Rated Voltage	D.F.	2A, 1H, 1E	0.03 max.	1A	0.05 max.	See No.4 in this table for measuring condition.
Capacitance	Q														
30pF and over	1,000 min.														
Under 30pF	400+20×C min.														
Rated Voltage	D.F.														
2A, 1H, 1E	0.03 max.														
1A	0.05 max.														
6	Temperature Characteristics of Capacitance (Class 1)	<table border="1"> <thead> <tr> <th>Temperature Coefficient (ppm/°C)</th> </tr> </thead> <tbody> <tr> <td>C0G : 0 ± 30</td> </tr> </tbody> </table> <p>Capacitance drift Within ±0.2% or ±0.05pF, whichever larger.</p>	Temperature Coefficient (ppm/°C)	C0G : 0 ± 30	Temperature Coefficient shall be calculated based on values at 25°C and 85°C temperature. Measuring temperature below 20°C shall be -10°C and -25°C.										
Temperature Coefficient (ppm/°C)															
C0G : 0 ± 30															

(continued)

No.	Item	Performance	Test or inspection method										
7	Temperature Characteristics of Capacitance (Class 2)	<p style="text-align: center;">Capacitance Change (%)</p> <hr/> <p style="text-align: center;">No voltage applied</p> <hr/> <p style="text-align: center;">X7R : ±15 X8R</p> <hr/>	<p>Capacitance shall be measured by the steps shown in the following table, after thermal equilibrium is obtained for each step.</p> <p>ΔC be calculated ref. STEP3 reading.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Step</th> <th>Temperature (°C)</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>Reference temp. ± 2</td> </tr> <tr> <td>2</td> <td>Min. operating temp. ± 3</td> </tr> <tr> <td>3</td> <td>Reference temp. ± 2</td> </tr> <tr> <td>4</td> <td>Max. operating temp. ± 2</td> </tr> </tbody> </table>	Step	Temperature (°C)	1	Reference temp. ± 2	2	Min. operating temp. ± 3	3	Reference temp. ± 2	4	Max. operating temp. ± 2
Step	Temperature (°C)												
1	Reference temp. ± 2												
2	Min. operating temp. ± 3												
3	Reference temp. ± 2												
4	Max. operating temp. ± 2												
8	Robustness of Terminations	No sign of termination coming off, breakage of ceramic, or other abnormal signs.	<p>Reflow solder the capacitor on a P.C.Board shown in Appendix1 and apply a pushing force of 5N for 10±1s.</p> 										
9	Bending	No mechanical damage.	<p>Reflow solder the capacitor on a P.C.Board shown in Appendix 1 and bend it for 5mm.</p>  <p style="text-align: right;">(Unit : mm)</p>										
10	Solderability	<p>New solder to cover over 75% of termination.</p> <p>25% may have pin holes or rough spots but not concentrated in one spot.</p> <p>Ceramic surface of A sections shall not be exposed due to melting or shifting of termination material.</p>  <p style="text-align: center;">■ A section</p>	<p>Completely soak both terminations in solder at 235±5°C for 2±0.5s.</p> <p>Solder : H63A (JIS Z 3282)</p> <p>Flux: Isopropyl alcohol (JIS K 8839) Rosin (JIS K 5902) 25% solid solution.</p>										

(continued)

No.	Item		Performance	Test or inspection method										
11	Resistance to solder heat	External appearance	No cracks are allowed and terminations shall be covered at least 60% with new solder.	<p>Completely soak both terminations in solder at $260 \pm 5^\circ\text{C}$ for $5 \pm 1\text{s}$.</p> <p>Preheating condition Temp. : $150 \pm 10^\circ\text{C}$ Time : 1 ~ 2min.</p> <p>Flux: Isopropyl alcohol (JIS K 8839) Rosin (JIS K 5902) 25% solid solution.</p> <p>Solder: H63A (JIS Z 3282)</p> <p>Leave the capacitors in ambient condition for 6 to 24h (class1) or $24 \pm 2\text{h}$ (class2) before measurement.</p>										
		Capacitance	<table border="1"> <thead> <tr> <th colspan="2">Characteristics</th> <th>Change from the value before test</th> </tr> </thead> <tbody> <tr> <td>Class1</td> <td>C0G</td> <td>$\pm 2.5\%$ or $\pm 0.25\text{pF}$ max. whichever larger</td> </tr> <tr> <td>Class2</td> <td>X7R X8R</td> <td>$\pm 7.5\%$</td> </tr> </tbody> </table>		Characteristics		Change from the value before test	Class1	C0G	$\pm 2.5\%$ or $\pm 0.25\text{pF}$ max. whichever larger	Class2	X7R X8R	$\pm 7.5\%$	
			Characteristics		Change from the value before test									
			Class1		C0G	$\pm 2.5\%$ or $\pm 0.25\text{pF}$ max. whichever larger								
		Class2	X7R X8R		$\pm 7.5\%$									
		Q Class1	<table border="1"> <thead> <tr> <th>Capacitance</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>30pF and over</td> <td>1,000 min.</td> </tr> <tr> <td>Under 30pF</td> <td>$400 + 20 \times C$ min.</td> </tr> </tbody> </table> <p>C : Rated capacitance (pF)</p>		Capacitance	Q	30pF and over	1,000 min.	Under 30pF	$400 + 20 \times C$ min.				
Capacitance	Q													
30pF and over	1,000 min.													
Under 30pF	$400 + 20 \times C$ min.													
D.F. Class2	Meet the initial spec.													
Insulation Resistance	Meet the initial spec.													
Voltage proof	No insulation breakdown or other damage.													
12	Vibration	External appearance	No mechanical damage.	<p>Reflow solder the capacitors on a P.C.Board shown in Appendix1 and before testing.</p> <p>Vibrate the capacitor with amplitude of 1.5mm P-P changing the frequencies from 10Hz to 55Hz and back to 10Hz in about 1min.</p> <p>Repeat this for 2h each in 3 perpendicular directions.</p>										
		Capacitance	<table border="1"> <thead> <tr> <th colspan="2">Characteristics</th> <th>Change from the value before test</th> </tr> </thead> <tbody> <tr> <td>Class1</td> <td>C0G</td> <td>$\pm 2.5\%$ or $\pm 0.25\text{pF}$ max. whichever larger</td> </tr> <tr> <td>Class2</td> <td>X7R X8R</td> <td>$\pm 7.5\%$</td> </tr> </tbody> </table>		Characteristics		Change from the value before test	Class1	C0G	$\pm 2.5\%$ or $\pm 0.25\text{pF}$ max. whichever larger	Class2	X7R X8R	$\pm 7.5\%$	
			Characteristics		Change from the value before test									
			Class1		C0G	$\pm 2.5\%$ or $\pm 0.25\text{pF}$ max. whichever larger								
Class2	X7R X8R	$\pm 7.5\%$												
Q Class1	<table border="1"> <thead> <tr> <th>Capacitance</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>30pF and over</td> <td>1,000 min.</td> </tr> <tr> <td>Under 30pF</td> <td>$400 + 20 \times C$ min.</td> </tr> </tbody> </table> <p>C : Rated capacitance (pF)</p>		Capacitance	Q	30pF and over	1,000 min.	Under 30pF	$400 + 20 \times C$ min.						
	Capacitance	Q												
30pF and over	1,000 min.													
Under 30pF	$400 + 20 \times C$ min.													
D.F. Class2	Meet the initial spec.													

(continued)

No.	Item	Performance	Test or inspection method					
13	Temperature cycle	External appearance	No mechanical damage. Reflow solder the capacitors on a P.C.Board shown in Appendix 2 and before testing. Expose the capacitors in the condition step1 through 4 and repeat 5 times consecutively. Leave the capacitors in ambient condition for 6 to 24h (class1) or 24 ± 2h (class2) before measurement.					
		Capacitance		Characteristics	Change from the value before test			
				Class1	C0G	±2.5% or ±0.25pF max. whichever larger		
				Class2	X7R X8R	± 7.5 %		
		Q Class1		Capacitance	Q	Step	Temperature(°C)	Time (min.)
				30pF and over	1,000 min.	1	Min. operating temp. per para.4. ± 3	30 ± 3
				Under 30pF	400+20×C min.	2	Reference temp. per para.4.	2 - 5
C : Rated capacitance (pF)			3	Max. operating temp. per para.4. ± 2	30 ± 2			
D.F. Class2	Meet the initial spec.		4	Reference temp. per para.4.	2 - 5			
Insulation Resistance	Meet the initial spec.							
Voltage proof	No insulation breakdown or other damage.							
14	Moisture Resistance (Steady State)	External appearance	No mechanical damage. Reflow solder the capacitors on a P.C.Board shown in Appendix1 and before testing. Leave at temperature 40±2°C, 90 to 95%RH for 500 +24,0h. Leave the capacitors in ambient condition for 6 to 24h (class1) or 24 ± 2h (class2) before measurement.					
		Capacitance		Characteristics	Change from the value before test			
				Class1	C0G	±5% or ±0.5pF max. whichever larger		
				Class2	X7R X8R	± 12.5 %		
		Q Class1		Capacitance	Q			
30pF and over	350 min.							
10pF and over to under 30pF	275+5/2×C min.							
Under 10pF	200+10×C min.							
C : Rated capacitance (pF)								
D.F. Class2	200% of initial spec max.							
Insulation Resistance	1,000MΩ or 50MΩ·μF min. (As for the capacitor of rated voltage 16V DC and under, 1,000MΩ or 10MΩ·μF min.,) whichever smaller.							


(continued)

No.	Item		Performance	Test or inspection method									
15	Moisture Resistance	External appearance	No mechanical damage.	<p>Reflow solder the capacitors on a P.C.Board shown in Appendix 2 and before testing.</p> <p>Apply the rated voltage at temperature $40\pm 2^{\circ}\text{C}$ and 90 to 95%RH for 500 +24,0h.</p> <p>Charge/discharge current shall not exceed 50mA.</p> <p>Leave the capacitors in ambient condition for 6 to 24h (class1) or 24 ± 2h (class2) before measurement.</p> <p>Voltage conditioning : (Only Class2) Voltage treat the capacitor under testing temperature and voltage for 1hour.</p> <p>Leave the capacitors in ambient condition for 24 ± 2h before measurement.</p> <p>Use this measurement for initial value.</p>									
		Capacitance	<table border="1"> <thead> <tr> <th colspan="2">Characteristics</th> <th>Change from the value before test</th> </tr> </thead> <tbody> <tr> <td>Class1</td> <td>C0G</td> <td>$\pm 7.5\%$ or $\pm 0.75\text{pF}$ max. whichever larger</td> </tr> <tr> <td>Class2</td> <td>X7R X8R</td> <td>$\pm 12.5\%$</td> </tr> </tbody> </table>		Characteristics		Change from the value before test	Class1	C0G	$\pm 7.5\%$ or $\pm 0.75\text{pF}$ max. whichever larger	Class2	X7R X8R	$\pm 12.5\%$
			Characteristics		Change from the value before test								
			Class1		C0G	$\pm 7.5\%$ or $\pm 0.75\text{pF}$ max. whichever larger							
		Class2	X7R X8R		$\pm 12.5\%$								
Q Class1	<table border="1"> <thead> <tr> <th>Capacitance</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>30pF and over</td> <td>200 min.</td> </tr> <tr> <td>Under 30pF</td> <td>$100+10/3\times C$ min.</td> </tr> </tbody> </table> <p>C : Rated capacitance (pF)</p>	Capacitance	Q	30pF and over	200 min.	Under 30pF	$100+10/3\times C$ min.						
	Capacitance	Q											
30pF and over	200 min.												
Under 30pF	$100+10/3\times C$ min.												
D.F. Class2	200% of initial spec max.												
Insulation Resistance	500M Ω or 25M $\Omega\cdot\mu\text{F}$ min. (As for the capacitor of rated voltage 16V DC and under, 500M Ω or 5M $\Omega\cdot\mu\text{F}$ min.,) whichever smaller.												
16	Life	External appearance	No mechanical damage.	<p>Reflow solder the capacitors on a P.C.Board shown in Appendix 2 and before testing.</p> <p>Apply 2\times rated voltage at maximum operating temperature ± 2 for 1,000 +48,0h.</p> <p>Charge/discharge current shall not exceed 50mA.</p> <p>Leave the capacitors in ambient condition for 6 to 24h (class1) or 24 ± 2h (class2) before measurement.</p> <p>Voltage conditioning : (Only Class2) Voltage treat the capacitor under testing temperature and voltage for 1hour.</p> <p>Leave the capacitors in ambient condition for 24 ± 2h before measurement.</p> <p>Use this measurement for initial value.</p>									
		Capacitance	<table border="1"> <thead> <tr> <th colspan="2">Characteristics</th> <th>Change from the value before test</th> </tr> </thead> <tbody> <tr> <td>Class1</td> <td>C0G</td> <td>$\pm 3\%$ or $\pm 0.3\text{pF}$ max. whichever larger</td> </tr> <tr> <td>Class2</td> <td>X7R X8R</td> <td>$\pm 15\%$</td> </tr> </tbody> </table>		Characteristics		Change from the value before test	Class1	C0G	$\pm 3\%$ or $\pm 0.3\text{pF}$ max. whichever larger	Class2	X7R X8R	$\pm 15\%$
			Characteristics		Change from the value before test								
			Class1		C0G	$\pm 3\%$ or $\pm 0.3\text{pF}$ max. whichever larger							
		Class2	X7R X8R		$\pm 15\%$								
Q Class1	<table border="1"> <thead> <tr> <th>Capacitance</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>30pF and over</td> <td>350 min.</td> </tr> <tr> <td>10pF and over to under 30pF</td> <td>$275+5/2\times C$ min.</td> </tr> <tr> <td>Under 10pF</td> <td>$200+10\times C$ min.</td> </tr> </tbody> </table> <p>C : Rated capacitance (pF)</p>	Capacitance	Q	30pF and over	350 min.	10pF and over to under 30pF	$275+5/2\times C$ min.	Under 10pF	$200+10\times C$ min.				
	Capacitance	Q											
30pF and over	350 min.												
10pF and over to under 30pF	$275+5/2\times C$ min.												
Under 10pF	$200+10\times C$ min.												
D.F. Class2	200% of initial spec max.												
Insulation Resistance	1,000M Ω or 50M $\Omega\cdot\mu\text{F}$ min. (As for the capacitor of rated voltage 16V DC and under, 1,000M Ω or 10M $\Omega\cdot\mu\text{F}$ min.,) whichever smaller.												

*As for the initial measurement of capacitors (Class2) on number 7, 11, 12, 13 and 14 leave capacitors at 150 -10,0 $^{\circ}\text{C}$ for 1h and measure the value after leaving capacitors for 48 ± 4 h in ambient condition.


Appendix 1

P.C.Board for bending test



Appendix 2

P.C.Board for reliability test



(Unit: mm)

Type	Dimensions			
TDK (EIA style)	a	b	c	p
CKCM25	0.50	0.50	0.36	0.64
CKCL22	0.60	0.60	0.45	1.00

1. Material: Glass Epoxy (As per JIS C6484 GE4)

2. Thickness: 1.6mm




Copper (Thickness: 0.035mm)




Solder resist

9. Inside structure and material


















No.	NAME	MATERIAL	
		Class1	Class2
1	Dielectric	CaZrO ₃	BaTiO ₃
2	Electrode	Nickel (Ni)	
3	Termination	Copper (Cu)	
4		Conductive resin (Filler : Ag)	
5		Nickel (Ni)	
6		Tin (Sn)	



















10. Equivalent circuit diagram


















11. Caution




No.	Process	Condition														
1	Operating Condition (Storage, Transportation)	<p>1-1. Storage</p> <ol style="list-style-type: none"> 1) The capacitors must be stored in an ambient temperature of 5 to 40°C with a relative humidity of 20 to 70%RH. The products should be used within 6 months upon receipt. 2) The capacitors must be operated and stored in an environment free of dew condensation and these gases such as Hydrogen Sulphide, Hydrogen Sulphate, Chlorine, Ammonia and sulfur. 3) Avoid storing in sun light and falling of dew. 4) Do not use capacitors under high humidity and high and low atmospheric pressure which may affect capacitors reliability. 5) Capacitors should be tested for the solderability when they are stored for long time. <p>1-2. Handling in transportation In case of the transportation of the capacitors, the performance of the capacitors may be deteriorated depending on the transportation condition. (Refer to JEITA RCR-2335B 9.2 Handling in transportation)</p>														
2	Circuit design ⚠ Caution	<p>2-1. Operating temperature Operating temperature should be followed strictly within this specification, especially be careful with maximum temperature.</p> <ol style="list-style-type: none"> 1) Do not use capacitors above the maximum allowable operating temperature. 2) Surface temperature including self heating should be below maximum operating temperature. (Due to dielectric loss, capacitors will heat itself when AC is applied. Especially at high frequencies around its SRF, the heat might be so extreme that it may damage itself or the product mounted on. Please design the circuit so that the maximum temperature of the capacitors including the self heating to be below the maximum allowable operating temperature. Temperature rise at capacitor surface shall be below 20°C) The electrical characteristics of the capacitors will vary depending on the 3) temperature. The capacitors should be selected and designed in taking the temperature into consideration. <p>2-2. Operating voltage</p> <ol style="list-style-type: none"> 1) Operating voltage across the terminals should be below the rated voltage. When AC and DC are super imposed, V_{0-P} must be below the rated voltage. — (1) and (2) AC or pulse with overshooting, V_{P-P} must be below the rated voltage. — (3), (4) and (5) When the voltage is started to apply to the circuit or it is stopped applying, the irregular voltage may be generated for a transit period because of resonance or switching. Be sure to use the capacitors within rated voltage containing these Irregular voltage. <table border="1" data-bbox="470 1444 1452 1720"> <thead> <tr> <th data-bbox="470 1444 662 1478">Voltage</th> <th data-bbox="662 1444 925 1478">(1) DC voltage</th> <th data-bbox="925 1444 1189 1478">(2) DC+AC voltage</th> <th data-bbox="1189 1444 1452 1478">(3) AC voltage</th> </tr> </thead> <tbody> <tr> <td data-bbox="470 1478 662 1720">Positional Measurement (Rated voltage)</td> <td data-bbox="662 1478 925 1720"></td> <td data-bbox="925 1478 1189 1720"></td> <td data-bbox="1189 1478 1452 1720"></td> </tr> </tbody> </table> <table border="1" data-bbox="470 1747 1452 2027"> <thead> <tr> <th data-bbox="470 1747 662 1780">Voltage</th> <th data-bbox="662 1747 925 1780">(4) Pulse voltage (A)</th> <th data-bbox="925 1747 1452 1780">(5) Pulse voltage (B)</th> </tr> </thead> <tbody> <tr> <td data-bbox="470 1780 662 2027">Positional Measurement (Rated voltage)</td> <td data-bbox="662 1780 925 2027"></td> <td data-bbox="925 1780 1452 2027"></td> </tr> </tbody> </table>	Voltage	(1) DC voltage	(2) DC+AC voltage	(3) AC voltage	Positional Measurement (Rated voltage)				Voltage	(4) Pulse voltage (A)	(5) Pulse voltage (B)	Positional Measurement (Rated voltage)		
Voltage	(1) DC voltage	(2) DC+AC voltage	(3) AC voltage													
Positional Measurement (Rated voltage)																
Voltage	(4) Pulse voltage (A)	(5) Pulse voltage (B)														
Positional Measurement (Rated voltage)																

No.	Process	Condition															
2	Circuit design ⚠ Caution	<p>2) Even below the rated voltage, if repetitive high frequency AC or pulse is applied, the reliability of the capacitors may be reduced.</p> <p>3) The effective capacitance will vary depending on applied DC and AC voltages. The capacitors should be selected and designed in taking the voltages into consideration.</p> <p>2-3. Frequency When the capacitors (Class 2) are used in AC and/or pulse voltages, the capacitors may vibrate themselves and generate audible sound.</p>															
3	Designing P.C.board	<p>The amount of solder at the terminations has a direct effect on the reliability of the capacitors.</p> <p>1) The greater the amount of solder, the higher the stress on the chip capacitors, and the more likely that it will break. When designing a P.C.board, determine the shape and size of the solder lands to have proper amount of solder on the terminations.</p> <p>2) Avoid using common solder land for multiple terminations and provide individual solder land for each terminations.</p> <p>3) Size and recommended land dimensions.</p> <div style="text-align: center;"> </div> <p style="text-align: right;">(mm)</p> <table border="1"> <thead> <tr> <th>Symbol \ Type</th> <th>CKCM25</th> <th>CKCL22</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>0.45 – 0.55</td> <td>0.55 – 0.65</td> </tr> <tr> <td>B</td> <td>0.45 – 0.55</td> <td>0.55 – 0.65</td> </tr> <tr> <td>C</td> <td>0.31 – 0.41</td> <td>0.40 – 0.50</td> </tr> <tr> <td>P</td> <td>0.59 – 0.69</td> <td>0.95 -1.05</td> </tr> </tbody> </table>	Symbol \ Type	CKCM25	CKCL22	A	0.45 – 0.55	0.55 – 0.65	B	0.45 – 0.55	0.55 – 0.65	C	0.31 – 0.41	0.40 – 0.50	P	0.59 – 0.69	0.95 -1.05
Symbol \ Type	CKCM25	CKCL22															
A	0.45 – 0.55	0.55 – 0.65															
B	0.45 – 0.55	0.55 – 0.65															
C	0.31 – 0.41	0.40 – 0.50															
P	0.59 – 0.69	0.95 -1.05															











No.	Process	Condition												
3	Designing P.C.board	<p data-bbox="419 226 1086 259">4) Recommended chip capacitors layout is as following.</p> <table border="1" data-bbox="459 293 1437 1715"> <thead> <tr> <th data-bbox="459 293 644 371"></th> <th data-bbox="644 293 1038 371">Disadvantage against bending stress</th> <th data-bbox="1038 293 1437 371">Advantage against bending stress</th> </tr> </thead> <tbody> <tr> <td data-bbox="459 371 644 786">Mounting face</td> <td data-bbox="644 371 1038 786"> <p data-bbox="740 416 943 450">Perforation or slit</p>  <p data-bbox="703 674 959 752">Break P.C.board with mounted side up.</p> </td> <td data-bbox="1038 371 1437 786"> <p data-bbox="1134 416 1337 450">Perforation or slit</p>  <p data-bbox="1099 674 1355 752">Break P.C.board with mounted side down.</p> </td> </tr> <tr> <td data-bbox="459 786 644 1234">Chip arrangement (Direction)</td> <td data-bbox="644 786 1038 1234"> <p data-bbox="695 819 991 887">Mount perpendicular to perforation or slit</p> <p data-bbox="740 920 943 954">Perforation or slit</p>  </td> <td data-bbox="1038 786 1437 1234"> <p data-bbox="1110 819 1366 887">Mount in parallel with perforation or slit</p> <p data-bbox="1134 920 1342 954">Perforation or slit</p>  </td> </tr> <tr> <td data-bbox="459 1234 644 1715">Distance from slit</td> <td data-bbox="644 1234 1038 1715"> <p data-bbox="655 1267 991 1301">Closer to slit is higher stress</p>  <p data-bbox="932 1592 1027 1626">$(l_1 < l_2)$</p> </td> <td data-bbox="1038 1234 1437 1715"> <p data-bbox="1046 1267 1382 1301">Away from slit is less stress</p>  <p data-bbox="1331 1592 1426 1626">$(l_1 < l_2)$</p> </td> </tr> </tbody> </table>		Disadvantage against bending stress	Advantage against bending stress	Mounting face	<p data-bbox="740 416 943 450">Perforation or slit</p>  <p data-bbox="703 674 959 752">Break P.C.board with mounted side up.</p>	<p data-bbox="1134 416 1337 450">Perforation or slit</p>  <p data-bbox="1099 674 1355 752">Break P.C.board with mounted side down.</p>	Chip arrangement (Direction)	<p data-bbox="695 819 991 887">Mount perpendicular to perforation or slit</p> <p data-bbox="740 920 943 954">Perforation or slit</p> 	<p data-bbox="1110 819 1366 887">Mount in parallel with perforation or slit</p> <p data-bbox="1134 920 1342 954">Perforation or slit</p> 	Distance from slit	<p data-bbox="655 1267 991 1301">Closer to slit is higher stress</p>  <p data-bbox="932 1592 1027 1626">$(l_1 < l_2)$</p>	<p data-bbox="1046 1267 1382 1301">Away from slit is less stress</p>  <p data-bbox="1331 1592 1426 1626">$(l_1 < l_2)$</p>
	Disadvantage against bending stress	Advantage against bending stress												
Mounting face	<p data-bbox="740 416 943 450">Perforation or slit</p>  <p data-bbox="703 674 959 752">Break P.C.board with mounted side up.</p>	<p data-bbox="1134 416 1337 450">Perforation or slit</p>  <p data-bbox="1099 674 1355 752">Break P.C.board with mounted side down.</p>												
Chip arrangement (Direction)	<p data-bbox="695 819 991 887">Mount perpendicular to perforation or slit</p> <p data-bbox="740 920 943 954">Perforation or slit</p> 	<p data-bbox="1110 819 1366 887">Mount in parallel with perforation or slit</p> <p data-bbox="1134 920 1342 954">Perforation or slit</p> 												
Distance from slit	<p data-bbox="655 1267 991 1301">Closer to slit is higher stress</p>  <p data-bbox="932 1592 1027 1626">$(l_1 < l_2)$</p>	<p data-bbox="1046 1267 1382 1301">Away from slit is less stress</p>  <p data-bbox="1331 1592 1426 1626">$(l_1 < l_2)$</p>												


No.	Process	Condition									
3	Designing P.C.board	<p>5) Mechanical stress varies according to location of chip capacitors on the P.C.board.</p>  <p>The stress in capacitors is in the following order. A > B = C > D > E</p>									
4	Mounting	<p>4-1. Stress from mounting head</p> <p>If the mounting head is adjusted too low, it may induce excessive stress in the chip capacitors to result in cracking. Please take following precautions.</p> <ol style="list-style-type: none"> 1) Adjust the bottom dead center of the mounting head to reach on the P.C.board surface and not press it. 2) Adjust the mounting head pressure to be 1 to 3N of static weight. 3) To minimize the impact energy from mounting head, it is important to provide support from the bottom side of the P.C.board. <p>See following examples.</p> <table border="1" data-bbox="427 1323 1444 1883"> <thead> <tr> <th data-bbox="427 1323 630 1377"></th> <th data-bbox="630 1323 1034 1377">Not recommended</th> <th data-bbox="1034 1323 1444 1377">Recommended</th> </tr> </thead> <tbody> <tr> <td data-bbox="427 1377 630 1624">Single sided mounting</td> <td data-bbox="630 1377 1034 1624">  <p>Crack</p> </td> <td data-bbox="1034 1377 1444 1624">  <p>Support pin</p> </td> </tr> <tr> <td data-bbox="427 1624 630 1883">Double-sides mounting</td> <td data-bbox="630 1624 1034 1883">  <p>Solder peeling</p> <p>Crack</p> </td> <td data-bbox="1034 1624 1444 1883">  <p>Support pin</p> </td> </tr> </tbody> </table> <p>When the centering jaw is worn out, it may give mechanical impact on the capacitors to cause crack. Please control the close up dimension of the centering jaw and provide sufficient preventive maintenance and replacement of it.</p>		Not recommended	Recommended	Single sided mounting	 <p>Crack</p>	 <p>Support pin</p>	Double-sides mounting	 <p>Solder peeling</p> <p>Crack</p>	 <p>Support pin</p>
	Not recommended	Recommended									
Single sided mounting	 <p>Crack</p>	 <p>Support pin</p>									
Double-sides mounting	 <p>Solder peeling</p> <p>Crack</p>	 <p>Support pin</p>									

No.	Process	Condition											
5	Soldering	<p>5-1. Flux selection</p> <p>Although highly-activated flux gives better solderability, substances which increase activity may also degrade the insulation of the chip capacitors. To avoid such degradation, it is recommended following.</p> <ol style="list-style-type: none"> 1) It is recommended to use a mildly activated rosin flux (less than 0.1wt% chlorine). Strong flux is not recommended. 2) Excessive flux must be avoided. Please provide proper amount of flux. 3) When water-soluble flux is used, enough washing is necessary. <p>5-2. Recommended soldering profile by various methods</p> <div style="text-align: center;"> <p>Reflow soldering</p>  </div> <div style="text-align: center; margin-top: 20px;"> <p>Manual soldering (Solder iron)</p>  </div> <p>5-3. Recommended soldering peak temp and peak temp duration</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th rowspan="2" style="text-align: center;">Temp./Duration</th> <th colspan="2" style="text-align: center;">Reflow soldering</th> </tr> <tr> <th style="text-align: center;">Peak temp(°C)</th> <th style="text-align: center;">Duration(sec.)</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">Sn-Pb Solder</td> <td style="text-align: center;">230 max.</td> <td style="text-align: center;">20 max.</td> </tr> <tr> <td style="text-align: center;">Lead Free Solder</td> <td style="text-align: center;">260 max.</td> <td style="text-align: center;">10 max.</td> </tr> </tbody> </table> <p style="margin-left: 40px;">Recommended solder compositions</p> <p style="margin-left: 40px;">Sn-37Pb (Sn-Pb solder)</p> <p style="margin-left: 40px;">Sn-3.0Ag-0.5Cu (Lead Free Solder)</p>	Temp./Duration	Reflow soldering		Peak temp(°C)	Duration(sec.)	Sn-Pb Solder	230 max.	20 max.	Lead Free Solder	260 max.	10 max.
Temp./Duration	Reflow soldering												
	Peak temp(°C)	Duration(sec.)											
Sn-Pb Solder	230 max.	20 max.											
Lead Free Solder	260 max.	10 max.											

No.	Process	Condition														
5	Soldering	<p>5-4. Avoiding thermal shock</p> <p>1) Preheating condition</p> <table border="1" data-bbox="552 271 1078 450"> <thead> <tr> <th>Soldering</th> <th>Temp. (°C)</th> </tr> </thead> <tbody> <tr> <td>Reflow soldering</td> <td>$\Delta T \leq 150$</td> </tr> <tr> <td>Manual soldering</td> <td>$\Delta T \leq 150$</td> </tr> </tbody> </table> <p>2) Cooling condition Natural cooling using air is recommended. If the chips are dipped into a solvent for cleaning, the temperature difference (ΔT) must be less than 100°C.</p> <p>5-5. Amount of solder</p> <p>Excessive solder will induce higher tensile force in chip capacitors when temperature changes and it may result in chip cracking. In sufficient solder may detach the capacitors from the P.C.board.</p> <div style="display: flex; justify-content: space-between; align-items: flex-start;"> <div data-bbox="507 875 632 943" style="width: 30%;">Excessive solder</div> <div data-bbox="692 860 1102 965" style="width: 35%; text-align: center;">  </div> <div data-bbox="1129 853 1422 958" style="width: 30%;">Higher tensile force in chip capacitors to cause crack</div> </div> <hr/> <div style="display: flex; justify-content: space-between; align-items: center;"> <div data-bbox="507 1048 624 1077" style="width: 30%;">Adequate</div> <div data-bbox="692 987 1225 1122" style="width: 35%; text-align: center;">  </div> </div> <hr/> <div style="display: flex; justify-content: space-between; align-items: flex-start;"> <div data-bbox="507 1189 639 1256" style="width: 30%;">Insufficient solder</div> <div data-bbox="692 1173 1102 1279" style="width: 35%; text-align: center;">  </div> <div data-bbox="1129 1160 1422 1279" style="width: 30%;">Low robustness may cause contact failure or chip capacitors come off the P.C.board.</div> </div> <hr/> <p>5-6. Solder repair by solder iron</p> <p>1) Selection of the soldering iron tip</p> <p>Tip temperature of solder iron varies by its type, P.C.board material and solder land size. The higher the tip temperature, the quicker the operation. However, heat shock may cause a crack in the chip capacitors.</p> <p>Please make sure the tip temp. before soldering and keep the peak temp and time in accordance with following recommended condition. (Please preheat the chip capacitors with the condition in 5-4 to avoid the thermal shock.)</p> <p style="text-align: center;">Recommended solder iron condition (Sn-Pb Solder and Lead Free Solder)</p> <table border="1" data-bbox="552 1720 1390 1832"> <thead> <tr> <th>Temp. (°C)</th> <th>Duration (sec.)</th> <th>Wattage (W)</th> <th>Shape (mm)</th> </tr> </thead> <tbody> <tr> <td>300 max.</td> <td>3 max.</td> <td>20 max.</td> <td>Ø 3.0 max.</td> </tr> </tbody> </table> <p>2) Direct contact of the soldering iron with ceramic dielectric of chip capacitors may cause crack. Do not touch the ceramic dielectric and the terminations by solder iron.</p>	Soldering	Temp. (°C)	Reflow soldering	$\Delta T \leq 150$	Manual soldering	$\Delta T \leq 150$	Temp. (°C)	Duration (sec.)	Wattage (W)	Shape (mm)	300 max.	3 max.	20 max.	Ø 3.0 max.
Soldering	Temp. (°C)															
Reflow soldering	$\Delta T \leq 150$															
Manual soldering	$\Delta T \leq 150$															
Temp. (°C)	Duration (sec.)	Wattage (W)	Shape (mm)													
300 max.	3 max.	20 max.	Ø 3.0 max.													

No.	Process	Condition
5	Soldering	<p>5-7. Sn-Zn solder Sn-Zn solder affects product reliability. Please contact TDK in advance when utilize Sn-Zn solder.</p> <p>5-8. Countermeasure for tombstone The misalignment between the mounted positions of the capacitors and the land patterns should be minimized. The tombstone phenomenon may occur especially the capacitors are mounted (in longitudinal direction) in the same direction of the reflow soldering. (Refer to JEITA RCR-2335B Annex 1 (Informative) Recommendations to prevent the tombstone phenomenon)</p>
6	Cleaning	<p>1) If an unsuitable cleaning fluid is used, flux residue or some foreign articles may stick to chip capacitors surface to deteriorate especially the insulation resistance. 2) If cleaning condition is not suitable, it may damage the chip capacitors.</p> <p>2)-1. Insufficient washing (1) Terminal electrodes may corrode by Halogen in the flux. (2) Halogen in the flux may adhere on the surface of capacitors, and lower the insulation resistance. (3) Water soluble flux has higher tendency to have above mentioned problems (1) and (2).</p> <p>2)-2. Excessive washing When ultrasonic cleaning is used, excessively high ultrasonic energy output can affect the connection between the ceramic chip capacitor's body and the terminal electrode. To avoid this, following is the recommended condition. Power: 20 W/ℓmax. Frequency: 40 kHz max. Washing time: 5 minutes max.</p> <p>2)-3. If the cleaning fluid is contaminated, density of Halogen increases, and it may bring the same result as insufficient cleaning.</p>
7	Coating and molding of the P.C.board	<p>1) When the P.C.board is coated, please verify the quality influence on the product. 2) Please verify carefully that there is no harmful decomposing or reaction gas emission during curing which may damage the chip capacitors. 3) Please verify the curing temperature.</p>

No.	Process	Condition						
8	Handling after chip mounted ⚠ Caution	<p>1) Please pay attention not to bend or distort the P.C.board after soldering in handling otherwise the chip capacitors may crack.</p> <div style="display: flex; justify-content: space-around; align-items: center;"> <div style="text-align: center;"> <p>Bend</p>  </div> <div style="text-align: center;"> <p>Twist</p>  </div> </div> <p>2) When functional check of the P.C.board is performed, check pin pressure tends to be adjusted higher for fear of loose contact. But if the pressure is excessive and bend the P.C.board, it may crack the chip capacitors or peel the terminations off. Please adjust the check pins not to bend the P.C.board.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th data-bbox="491 824 628 882">Item</th> <th data-bbox="628 824 1046 882">Not recommended</th> <th data-bbox="1046 824 1449 882">Recommended</th> </tr> </thead> <tbody> <tr> <td data-bbox="491 882 628 1196" style="text-align: center; vertical-align: middle;">Board bending</td> <td data-bbox="628 882 1046 1196" style="text-align: center;">  </td> <td data-bbox="1046 882 1449 1196" style="text-align: center;">  </td> </tr> </tbody> </table>	Item	Not recommended	Recommended	Board bending		
Item	Not recommended	Recommended						
Board bending								
9	Handling of loose chip capacitors	<p>1) If dropped the chip capacitors may crack. Once dropped do not use it. Especially, the large case sized chip capacitors are tendency to have cracks easily, so please handle with care.</p> <div style="text-align: center;">  <p>Floor</p> </div>						
9	Handling of loose chip capacitors	<p>2) Piling the P.C.board after mounting for storage or handling, the corner of the P.C.board may hit the chip capacitors of another board to cause crack.</p> <div style="text-align: center;">  </div>						

No.	Process	Condition
10	Capacitance aging	The capacitors (Class 2) have aging in the capacitance. They may not be used in precision time constant circuit. In case of the time constant circuit, the evaluation should be done well.
11	Estimated life and estimated failure rate of capacitors	<p>As per the estimated life and the estimated failure rate depend on the temperature and the voltage. This can be calculated by the equation described in JEITA RCR-2335B Annex 6 (Informative) Calculation of the estimated lifetime and the estimated failure rate (Voltage acceleration coefficient : 3 multiplication rule, Temperature acceleration coefficient : 10°C rule)</p> <p>The failure rate can be decreased by reducing the temperature and the voltage but they will not be guaranteed.</p>
12	<p>Others</p> <p> Caution</p>	<p>The products listed on this specification sheet are intended for use in general electronic equipment (AV equipment, telecommunications equipment, home appliances, amusement equipment, computer equipment, personal equipment, office equipment, measurement equipment, industrial robots) under a normal operation and use condition.</p> <p>The products are not designed or warranted to meet the requirements of the applications listed below, whose performance and/or quality require a more stringent level of safety or reliability, or whose failure, malfunction or trouble could cause serious damage to society, person or property. Please understand that we are not responsible for any damage or liability caused by use of the products in any of the applications below or for any other use exceeding the range or conditions set forth in this specification sheet. If you intend to use the products in the applications listed below or if you have special requirements exceeding the range or conditions set forth in this specification, please contact us.</p> <ul style="list-style-type: none"> (1) Aerospace/Aviation equipment (2) Transportation equipment (electric trains, ships, etc.) (3) Medical equipment (4) Power-generation control equipment (5) Atomic energy-related equipment (6) Seabed equipment (7) Transportation control equipment (8) Public information-processing equipment (9) Military equipment (10) Electric heating apparatus, burning equipment (11) Disaster prevention/crime prevention equipment (12) Safety equipment (13) Other applications that are not considered general-purpose applications <p>When designing your equipment even for general-purpose applications, you are kindly requested to take into consideration securing protection circuit/device or providing backup circuits in your equipment.</p>

12. Packaging label

Packaging shall be done to protect the components from the damage during transportation and storing, and a label which has the following information shall be attached.

- 1) Inspection No.
- 2) TDK P/N
- 3) Customer's P/N
- 4) Quantity

*Composition of Inspection No.

Example M 2 A - 00 - 000
 (a) (b) (c) (d) (e)

- a) Line code
- b) Last digit of the year
- c) Month and A for January and B for February and so on. (Skip I)
- d) Inspection Date of the month.
- e) Serial No. of the day

13. Bulk packaging quantity

Total number of components in a plastic bag for bulk packaging: 1,000pcs.


14. TAPE PACKAGING SPECIFICATION

1. CONSTRUCTION AND DIMENSION OF TAPING

1-1. Dimensions of carrier tape

Dimensions of paper tape shall be according to Appendix 3.
 Dimensions of plastic tape shall be according to Appendix 4.


1-2. Bulk part and leader of taping



1-3. Dimensions of reel

Dimensions of $\varnothing 178$ reel shall be according to Appendix 5.
 Dimensions of $\varnothing 330$ reel shall be according to Appendix 6.

1-4. Structure of taping




2. CHIP QUANTITY

Type	Taping Material	Chip quantity (pcs.)	
		$\varnothing 178$ mm reel	$\varnothing 330$ mm reel
CKCM25	Paper	4,000	10,000
CKCL22	Plastic		

3. PERFORMANCE SPECIFICATIONS

3-1. Fixing peeling strength (top tape)

0.05-0.7N. (See the following figure.)



3-2. Carrier tape shall be flexible enough to be wound around a minimum radius of 30mm with components in tape.


3-3. The missing of components shall be less than 0.1%

3-4. Components shall not stick to fixing tape.

3-5. The fixing tapes shall not protrude beyond the edges of the carrier tape not shall cover the sprocket holes.

Appendix 3

Paper Tape



(Unit: mm)


Symbol Type	A	B	C	D	E	F
CKCM25	(1.30)	(1.70)	8.00 ± 0.30	3.50 ± 0.05	1.75 ± 0.10	4.00 ± 0.10

Symbol Type	G	H	J	T
CKCM25	2.00 ± 0.05	4.00 ± 0.10	$\varnothing 1.5^{+0.10}_0$	1.20 max.

* The values in the parentheses () are for reference.

Appendix 4

Plastic Tape



(Unit: mm)


Symbol Type	A	B	C	D	E	F
CKCL22	(1.50)	(2.30)	8.00 ± 0.30	3.50 ± 0.05	1.75 ± 0.10	4.00 ± 0.10

Symbol Type	G	H	J	K	t	Q
CKCL22	2.00 ± 0.05	4.00 ± 0.10	$\varnothing 1.5^{+0.10}_0$	2.50 max.	0.30 max.	$\varnothing 0.50$ min.

* The values in the parentheses () are for reference.

Appendix 5

(Material: Polystyrene)




(Unit: mm)

Symbol	A	B	C	D	E	W_1
Dimension	$\text{Ø}178 \pm 2.0$	$\text{Ø}60 \pm 2.0$	$\text{Ø}13 \pm 0.5$	$\text{Ø}21 \pm 0.8$	2.0 ± 0.5	9.0 ± 0.3
Symbol	W_2	r				
Dimension	13.0 ± 1.4	1.0				

Appendix 6

(Material: Polystyrene)



(Unit: mm)

Symbol	A	B	C	D	E	W
Dimension	$\text{Ø}382$ max. (Nominal $\text{Ø}330$)	$\text{Ø}50$ min.	$\text{Ø}13 \pm 0.5$	$\text{Ø}21 \pm 0.8$	2.0 ± 0.5	10.0 ± 1.5
Symbol	t	r				
Dimension	2.0 ± 0.5	1.0				