

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China











Product Family Specification








TABLE OF CONTENTS

1	Gei	neral Description	. 5
	1.1	Introduction	5
	1.2	Functional Description	5
	1.2.	.1 Sensing element	5
	1.2.		
	1.2.		
	1.2.		
	1.2.		
		2.5.1 Power Down	
		2.5.3 Motion Detection	
		2.5.4 Free-Fall Detection	
	1.2.		
	1.2.	.7 Operational flow chart	7
2	Res	set and power up, Operation Modes, HW functions and Clock	
	2.1	Reset and power up	8
	2.2	Power Down mode	8
	2.3	Measurement Mode	8
	2.3.		
	2.3.		
	2.4	Motion Detection Mode	Ω
	2.4.		
	2.4.		
	2.4.		
	2.5	Free-Fall Detection1	Λ
	2.5		
	2.5.		
	2.5.		
	0.0	•	
		Interrupt function (INT-pin)1 1 Usage1	•
		•	
	2.7	Clock1	1
3	Add	dressing Space	12
	3.1	Register Description1	2
		·	
	3.2	Non-volatile memory1	
	3.3	Registers1	2
4	Ser	ial Interfaces	17
	4.1	SPI Interface1	7



,	4.1.3 4.2 4.2. 4.3	2 Examples of SPI communication 1.2.1 Example of register read	18 18 18 19 19
5	Elec	ctrical Characteristics	20
;	5.1	Absolute maximum ratings	20
;	5.2	Power Supply	20
;		Digital I/O Specification	20
	5.3.	9	
	5.3.5 5.3.5	9	
	5.3.		
6	Pac	kage Characteristics	. 22
(6.1	Dimensions2	22
7	App	olication information	. 23
•	7.1	Pin Description	23
	7.2	Recommended circuit diagram	23
•	7.3	Recommended PWB layout	24
	7.4	Assembly instructions	24
	7.5	Tape and reel specifications	24
8		a sheet references	
	8.1 8.1. 8.1.		25
	8.2 8.2. 8.2.		26
	8.3	Linearity	
		Noise	
		Bandwidth	
		Cross-axis sensitivity	
		•	
•	8.7	Turn-on time	29





9 Known issues	30
9.1 Acceleration data reading via I ² C bus	30
9.2 Leakage current when VDD - DVIO > 0.3 V	31
9.3 Sensing element's bandwidth is lower than the target	31
10 Order Information	32
11 Document Change Control	33
12 Contact Information	34



1 General Description

1.1 Introduction

CMA3000-D0X is a three axis accelerometer family targeted for high volume products requiring small size, low price and low power consumption. It consists of a 3D-MEMS sensing element and a signal conditioning ASIC in a wafer level package.

Both block diagram of CMA3000-D0X is shown in Figure 1 below.




Figure 1. CMA3000-D0X block diagram with digital SPI and I²C interface

This document, no. 8281000, describes the product specification (e.g. operation modes, user accessible registers, electrical properties and application information) for the CMA3000-D0X family. The specification for an individual sensor is available in the corresponding data sheet.

1.2 Functional Description

1.2.1 Sensing element

The sensing element is manufactured using the proprietary bulk 3D-MEMS process, which enables robust, stable and low noise & power capacitive sensors.

The sensing element consists of three acceleration sensitive masses. Acceleration will cause a capacitance change that will be then converted into a voltage change in the signal conditioning ASIC.

1.2.2 Interface IC

CMA3000 includes an internal oscillator, reference and non-volatile memory that enable the sensor's autonomous operation within a system.

The sensing element is interfaced via a capacitance-to-voltage (CV) converter. Following calibration in the analog domain, the signal is A/D-converted and then digitally filtered. Sensor output is user selectable digital SPI or I²C interface.

In measurement mode acceleration data can be read via the serial bus and in power down mode the device is in-active. Other supported features are motion and free-fall detection. In these modes, the sensor will generate an interrupt when a pre-defined condition has been met. Measurement range can be selected by register command.

1.2.3 Factory calibration

Sensors are factory calibrated. Trimmed parameters are gain, offset, internal current reference and the frequency of the internal oscillator. Calibration parameters will be read automatically from the internal non-volatile memory during sensor startup.



1.2.4 Supported features

Supported features are listed in Table 1 below.

Table 1. CMA3000-D0X devices' summary.

Features	CMA3000-D01
Supply voltage	1.7 V – 3.6 V
I/O voltage	1.7 V – 3.6 V
Measuring range (selectable)	±2 g, ±8 g
Resolution (2g /8g range)	17 mg / 67 mg
Sensitivity (2g /8g range)	56 counts/g / 14 counts/g
Motion detection	User enabled
Free fall detection	User enabled
Interface	SPI max 500 kHz, I ² C fast mode 400 kHz
Clock	Internal

1.2.5 Operation modes

1.2.5.1 Power Down

In Power Down (PD) mode device's volatile register keep their contents and the current consumption is minimized. Power down mode is the default mode after start up.

1.2.5.2 Measurement

In Measurement mode (Meas) the sensor offers acceleration information via the digital SPI/I²C interface. Interrupt can be activated via INT-pin, when each xyz-acceleration sample are ready to be read.

Measurement range and sample rate are user selectable according to Table 2. Measurement mode can be activated by detected motion.

1.2.5.3 Motion Detection

Motion Detection (MD) mode is intended to be used to save system level power consumption. In this mode, CMA3000-D0X activates the interrupt via the INT-pin when motion is detected. Motion sensitivity level can be configured via the SPI or I^2C bus. Moreover, the duration of the motion to be detected can be user defined. Once the interrupt has happened, the detected direction can be read out from the corresponding status register.

Low sample rate (10 Hz) band-pass filtered acceleration information is available in MD mode. The device can be configured to switch automatically into the measurement mode with highest sampling rate after motion detection.

1.2.5.4 Free-Fall Detection

Free-Fall Detection (FFD) is intended to be used to save system resources. This feature activates the interrupt via the INT-pin when free-fall is detected. Acceleration information is available when the FFD is enabled.

1.2.6 Interrupt

The CMA3000 has a dedicated output pin (INT) to be used as the interrupt for the master controller. Interrupt conditions can be activated and deactivated via the SPI or I²C bus. Once the interrupt has happened, the interrupt source can be read out from the corresponding status register.



1.2.7 Operational flow chart




Figure 2. CMA3000 operational flow chart.



2 Reset and power up, Operation Modes, HW functions and Clock

2.1 Reset and power up

The CMA3000 has internal power-on reset circuit. It releases the internal reset-signal once the power supplies will be within the specified range.

After releasing the internal reset, the CMA3000 will read configuration and calibration data from the non-volatile memory to volatile registers. Then the CMA3000 will make parity check to the read memory content. The STATUS register's PERR-bit="0" shows successful memory read operation.

Device can be externally reset by writing the sequence 02h, 0Ah, 04h into the RSTR-register.

2.2 Power Down mode

The CMA3000-D0X enters the power down mode by default after power-on reset and initialization of the volatile registers. PD can also be set by writing MODE[2:0]=000b (or MODE[2:0]=111b) to CTRL register.

Output registers will keep their content in the power down mode.

2.3 Measurement Mode

2.3.1 Description

The CMA3000-D0X enters the measurement mode by writing MODE[2:0]=0XXb to CTRL register. Data will be reliable in the output registers after the product specific turn-on time.

Default sample rate is 400 Hz (MODE[2:0]=010b). Other data rates are 100 Hz (MODE[2:0]=001b) and 40 Hz (MODE[2:0]=011b).

Table 2. CMA3000-D0X measurement ranges and output sample rates

Measurement range	Output sample rates
2 g	400 Hz, 100 Hz
8 g	400 Hz, 100 Hz, 40 Hz

INT-pin gives an interrupt by default when new data is available.

2.3.2 Usage

Acceleration data can be read from data output registers DOUTX, DOUTY and DOUTZ. See section 2.6 for INT-pin configuration details.

2.4 Motion Detection Mode

2.4.1 Description

In MD mode the device works at 10 Hz sample rate and the fixed measurement range is 8 g. Signal is band pass filtered and fed to threshold level programmable digital comparator and a configurable trigger function. Filtered signal is also available at output registers.

The device can be configured to switch automatically into the measurement mode with highest sampling rate (400Hz) after motion is detected. The used measurement range will be defined by G_RANGE bit.

Nominal BPF's -3 dB high-pass frequency is 1.3 Hz and -3 dB low-pass frequency is 3.8 Hz. See Figure 3 below.






Figure 3. The MD band-pass filter's frequency response.

Threshold level can be controlled by MDTHR[6:0] bits and the time condition – how long the threshold should be exceeded to trigger – by MDTMR[3:0] bits.




Figure 4. Motion detector operation.

2.4.2 Usage

The MD mode can be enabled by setting the MODE[2:0] bits in the MODE register to "100". The trigger condition, threshold and duration, can be defined by setting MDTHR and MDFFTMR registers respectively. The device can be configured to switch automatically into 400Hz measurement mode by setting the MDET_EXIT bit in CTRL register. See section 3.3 register and section 2.6 for the interrupt functionality details.

In MD mode, band pass filtered acceleration data with 10Hz output data rate is available in registers DOUTX, DOUTY and DOUTZ.



2.4.3 Example

Below is a simple example of motion detection usage:

- 1. Write "00001000" (08h) into the MODE register (enable motion detection mode, MODE[2:0] bits = '100').
- 2. Band pass filtered acceleration data at 10 Hz sample rate is available at the output registers.
- The INT-pin is activated when motion is detected; see section 2.6 for detailed INT-pin information.

2.5 Free-Fall Detection

2.5.1 Description

During free-fall in the gravitation field, all 3 orthogonal acceleration components are ideally equal to zero. Due to practical non-idealities, detection must be done using Threshold Level (TL) greater than 0.

When enabled, the Free-Fall Detection (FFD) will monitor the measured acceleration in the X, Y and Z directions. If all measured XYZ acceleration values stay within the TL longer than time TFF (Figure 5 below), the FFD will generate an interrupt to the INT-pin. TL can be controlled by FFTHR [6:0] and TFF by FFTMR [3:0] bits.




Figure 5. Free Fall condition.

2.5.2 Usage

Free-fall detection can be enabled by setting MODE[2:0] bits in the CTRL register to "101" (sample rate 100 Hz) or to "110" (sample rate 400 Hz). See section 3.3 for MODE register details.

Acceleration data is available in registers DOUTX, DOUTY and DOUTZ as in measurement mode. See section 3.3 for output register and section 2.6 for interrupt functionality details.

2.5.3 Example

Below is a simple example of free-fall detection usage:

- 1. Write "00001100" (0Ch) into the MODE register (enable 400 Hz free fall detection mode, MODE[2:0] bits = '110').
- 2. Acceleration data can be read normally



3. INT-pin is activated when free fall is detected. See section 2.6 for detailed INT-pin information.

2.6 Interrupt function (INT-pin)

2.6.1 Usage

Depending on the CMA3000 operational configuration, the INT-pin can give an interrupt in following cases:

- 1. Normal measurement mode: INT-pin gives interrupt when new data is available
- 2. Free fall detection mode: INT-pin gives an interrupt to signal that free fall is detected
- 3. Motion detection mode: INT-pin gives an interrupt to signal that motion is detected

The interrupt polarity (active high/low) can be configured with CTRL register's INT LEVEL bit.

If the CMA3000 is in normal measurement mode, the INT pin is automatically cleared by reading the acceleration output data. INT-pin data ready functionality can be disabled by setting the CTRL register's INT_DIS bit.

If INT-pin gives an interrupt in free fall or motion detection mode, the INT_STATUS register must be read to acknowledge and clear the interrupt.

In motion detection mode the INT_STATUS register content gives information of which XYZ directions have exceed the trigger conditions.

See section 3.3 for CTRL and INT_STATUS register details.

2.7 Clock

The CMA3000 has an internal factory trimmed oscillator and clock generator. Internal frequencies vary product by product.



3 Addressing Space

The CMA3000 register contents and bit definitions are described in more detail in the following sections.

3.1 Register Description

The CMA3000 addressing space is presented in Table 3 below.

Table 3. List of registers.

Addr.	Name	Description	Mode (R, RW, NV)	Reg. type
00h	WHO_AM_I	Identification register	R	Output
01h	REVID	ASIC revision ID, fixed in metal	R	Output
02h	CTRL	Configuration (por, operation modes)	RW	Conf
03h	STATUS	Status (por, EEPROM parity)	R	Output
04h	RSTR	Reset Register	RW	Conf
05h	INT_STATUS	Interrupt status register	R	Output
06h	DOUTX	X channel output data register	R	Output
07h	DOUTY	Y channel output data register	R	Output
08h	DOUTZ	Z channel output data register	R	Output
09h	MDTHR	Motion detection threshold value register	RW	Conf
0Ah	MDFFTMR	Free fall and motion detection time register	RW	Conf
0Bh	FFTHR	Free fall threshold value register	RW	Conf
0Ch	I2C_ADDR	I ² C device address	R	Conf
0Dh-19h		Reserved		

Add. is the register address in hex format.

RW – Read / Write register, R – Read-only register, NV – non-volatile register content.

3.2 Non-volatile memory

The CMA3000 has an internal non-volatile memory for calibration and configuration data. Memory content will be programmed during production and is not user configurable. Initial configuration values mirrored to volatile registers after reset can be found in the following section 3.3.

3.3 Registers

Address: 00h

Register name: WHO AM I. Identification register

Bits	Mode	Initial Value	Name	Description
7	R	0		Reserved
6:0	R	TBD		Identification register

Address: 01h

Register name: REVID, ASIC revision ID

Bits	Mode	Initial Value	Name	Description
7:4	R	TBD	REVMAJ	Major revision number
3:0	R	TBD	REVMIN	Minor revision number (metal mask change)



Address: 02h

Register name: CTRL, Control register

Bits	Mode	Initial Value	Name	Description
7	RW	0	G_RANGE	0 – 8g measurement range is selected 1 – 2g measurement range is selected
6	RW	0	INT_LEVEL	0 – INT is active when INT pin is set to logic high 1 – INT is active when INT pin is set to logic low
5	RW	0	MDET_EXIT	 0 – Device goes to measurement mode after motion is detected (400Hz ODR) 1 – Device remains in motion detection mode after motion is detected.
4	RW	0	I2C_DIS	0 – I ² C interface enabled 1 – I ² C interface disabled.
3:1	RW	0	MODE[2:0]	 000 – Power down mode, default mode. 001 – Measurement mode, 100 Hz ODR. 010 – Measurement mode, 400 Hz ODR. 011 – Measurement mode, 40 Hz ODR. 100 – Motion detection mode, 10 Hz ODR. 101 – Free fall detection mode, 100 Hz ODR. 110 – Free fall detection mode, 400 Hz ODR. 111 – Power down mode
0	RW	0	INT_DIS	 0 – Interrupts enabled Measurement mode: data ready Motion detection mode: motion detected Free fall detection mode: free fall detected 1 – Interrupts disabled

Note that after changing MODE bits it may take some time to recover the target operating state. ODR = Output Data Rate.

Address: 03h

Register name: STATUS, Status register

register name. CIATOS, Clatas register							
Bits	Mode	Initial Value	Name	Description			
7:4		0000		Reserved			
3	R	0	PORST	1 means Power-on-Reset state. Reading the register sets always bit to 0.			
2:1		00		Reserved			
0	R	0	PERR	0 – No EEPROM Parity Error 1 – EEPROM Parity Error			

Address: 04h

Register name: RSTR, Reset register

Bits	Mode	Initial Value	Name	Description
7:0	RW	00h	RSTR	Writing 02h, 0Ah, 04h in this order resets ASIC. Other sequences reserved.



Address: 05h

Register name: INT_STATUS, Interrupt status register

. 109.010.	togictor hame. It I, interrupt otatas regioter						
Bits	Mode	Initial Value	Name	Description			
7:3		TBD		Reserved			
2	R	0	FFDET	1 – Free fall detected (i.e. 0 g acceleration)0 – Free fall not detected			
1:0	R	00	MDET	00 – No motion detected 01 – Trigger on X-axis 10 – Trigger on Y-axis 11 – Trigger on Z-axis			

Note: Contents of INT_STATUS [2:0] is set to '000' always after reading of this register.

Address: 06h

Register name: **DOUTX**, X-channel output register

Bits	Mode	Initial Value	Name	Description					
7:0	R	00h	DOUTX	See SPI data frame description for more info.					

Address: 07h

Register name: DOUTY, Y-channel output register

Bits	Mode	Initial Value	Name	Description
7:0	R	00h	DOUTY	See SPI data frame description for more info.

Address: 08h

Register name: **DOUTZ**, Z-channel output register

Bits	Mode	Initial Value	Name	Description
7:0	R	00h	DOUTZ	See SPI data frame description for more info.

The bit level description for acceleration data from DOUTX ... DOUTZ registers is presented in Table 4 below. The acceleration data is presented in 2's complement format. At 0 g acceleration the output is ideally 00h.

Table 4. Bit level description in [mg] for acceleration registers of CMA3000-D01.

Range	G_RANGE	Output sample rate	В7	В6	B5	B4	В3	B2	B1	В0
2g	1	400 Hz, 100 Hz	S	1142	571	286	143	71	36	1/56 = 18 mg
2g	1	40 Hz, 10 Hz	S	4571	2286	1142	571	286	143	1/14 = 71 mg
8g	0	400 Hz, 100 Hz	s	4571	2286	1142	571	286	143	1/14 = 71 mg
8g	0	40 Hz, 10 Hz	s	4571	2286	1142	571	286	143	1/14 = 71 mg

s = sign bit



Address: 09h

Register name: MDTHR, Motion detection threshold value register

Bits	Mode	Initial Value	Name	Description			
7		0		Reserved			
6:0	RW	RW 08h MDTHR[6:0]		Motion detection threshold level absolute value. See detailed bit level weighting in Table 5 (bits [6:0])			

Table 5. Bit level description in [mg] for motion detection threshold of CMA3000-D01.

Range	G_RANGE	B7	В6	B5	B4	В3	B2	B1	В0
2g	1	Х	1142	571	286	143	71	36	1/56 = 18 mg
8g	0	Х	4571	2286	1142	571	286	143	1/14 = 71 mg

x=not used bit

Address: 0Ah

Register name: MDFFTMR, Motion and free fall detection time register

	Bits	Mode	Initial Value	Name	Description
Ī	7:4	RW	3h	MDTMR[3:0]	Motion detection timer bits
	3:0	RW	3h	FFTMR [3:0]	Free fall detection timer bits

The LSB bit weighting for MDTMR and FFTMR bits are converted to seconds by using the currently configured CMA3000 output data rate (ODR), as follows:

$$MDTMR_{LSB}[sec] = 1 / ODR[Hz]$$
, and $FFTMR_{LSB}[sec] = 1 / ODR[Hz]$

Were the ODR is the currently configured CMA3000 output data rate, which is defined by MODE bits (bits [3:1] in CTRL register). An example for CMA3000-D01 timer bit weighting is presented in Table 6 below.

Table 6. An example for CMA3000-D01 MDTMR and FFTMR bit level descriptions in [ms].

Timer		MD	ΓMR			FFT	MR	
Register bit number	B7	В6	B5	B4	В3	B2	B1	В0
Timer bit number	MDTMR	MDTMR	MDTMR	MDTMR	FFTMR	FFTMR	FFTMR	FFTMR
	b3	b2	B1	b0	b3	b2	B1	b0
CMA3000-D01, MODE bits x10 ODR: 400Hz	x	х	Х	х	20	10	5	1/400s = 2,5 ms
CMA3000-D01, MODE bits x01 ODR: 100Hz	x	x	x	x	80	40	20	1/100s = 10 ms
CMA3000-D01, MODE bits 100 ODR: 10Hz	x	400	200	1/10s = 100 ms	X	x	X	X

x=not used bit



Address: 0Bh

Register name: FFTHR, Free fall threshold value register

Bits	Mode Initial Name		Name	Description
7:5		000		Reserved, write these bits to '000'
4:0	RW	08h	FFTHR[5:0]	Free fall detection threshold level absolute value. See detailed bit level weighting in Table 7 below.

Table 7. Bit level description in [mg] for free fall detection threshold of CMA3000-D01.

Range	G_RANGE	B4	В3	B2	B1	В0
2g	1	71	36	1/60=17 mg	Х	Х
8g	0	1142	571	286	143	1/14 = 71 mg

x=not used bit

Address: 0Ch

Register name: I2C_ADDR, Device address for I²C bus

Bits	Mode	Initial Value	Name	Description
7		0		Reserved
6:0	RW 1Ch ADDR[6:0]		ADDR[6:0]	7-bit device address for I ² C bus. Register content is non-volatile.



4 Serial Interfaces

Communication between the CMA3000 sensor and master controller is based on serial data transfer and a dedicated interrupt line (INT-pin). Two different serial interfaces are available for the CMA3000 sensor: SPI and I^2C (Phillips specification V2.1). Selection between these two interfaces is done using the chip select signal. The I^2C interface can be also disabled by re-configuring a register content. The CMA3000 acts as a slave on both the SPI and I^2C bus.

4.1 SPI Interface

SPI bus is a full duplex synchronous 4-wire serial interface. It consists of one master device and one or more slave devices. The master is defined as a micro controller providing the SPI clock, and the slave as any integrated circuit receiving the SPI clock from the master. The CMA3000 sensor always operates as a slave device in master-slave operation mode. A typical SPI connection is presented in Figure 6.




Figure 6. Typical SPI connection.

The data transfer uses the following 4-wire interface:

master out slave in	μ C \rightarrow CMA3000
master in slave out	$CMA3000 \rightarrow \mu C$
serial clock	$\mu C \rightarrow CMA3000$
chip select (low active)	$\mu C \rightarrow CMA3000$
	serial clock

4.1.1 SPI frame format

CMA3000 SPI frame format and transfer protocol is presented in Figure 7.




Figure 7. SPI frame format.

Each communication frame contains 16 bits. The first 8 bits in MOSI line contains info about the register address being accessed and the operation (read/write). The first 6 bits define the 6 bit address for the selected operation, which is defined by bit 7 ('0' = read '1' = write), which is followed by one zero bit. The later 8 bits in the MOSI line contain data for a write operation and are



'don't-care' for a read operation. CMA3000 samples bits in from MOSI line on the rising edge of SCK and bits out to MISO line on falling edge of SCK.

After the two constant '0' bits in the MISO line are the PORST status bits. All three PORST status bits have the same value as the PORST bit in register STATUS. Bits 6 and 8 are always '0'. Bit 7 is always '1'. The later 8 bits contain data for a read operation.

For write commands, data is written into the addressed register after the rising edge of CSB.

For read commands, data is latched into the internal SPI output register (shift register) on the 8th rising edge of SCK. The output register is shifted out MSB first over MISO output.

When the CSB is high state between data transfers, the MISO line is in the high-impedance state.

4.1.2 Examples of SPI communication

4.1.2.1 Example of register read

An example of X-axis and Y-axis acceleration read command is presented in Figure 8. The master gives the register address to be read via the MOSI line: '06' in hex format and '000110' in binary format, register name is DOUTX). 7th bit is set to '0' to indicate the read operation.

The sensor replies to a requested operation by transferring the register content via MISO line. After transferring the asked DOUTX register content, the master gives next register address to be read: '07' in hex format and '000111' in binary format, register name is DOUTY. The sensor replies to the requested operation by transferring the register content MSB first.




Figure 8. An example of SPI read communication.

4.1.3 Multiple slave devices in SPI bus

Since both SPI and I²C interfaces are enabled by default, certain precautions should be taken care of when the CMA3000 is connected to a SPI bus with multiple slave devices. In case of multiple devices on same SPI bus, it's important to prevent MOSI_SDA pin changes during SCK_SCL pin high state. If the MOSI_SDA pin state is changed when the SCK_SCL pin is in high state, the I²C transmission is engaged, see Figure 9 below.




Figure 9. MOSI SDA pin change during SCK SCL high state engages I²C transmission.



In cases with multiple slaves in SPI bus it is recommended that I2C transmission is disabled by setting I2C_DIS bit to '1' in CRTL register. After CMA3000 start up the I2C_DIS bit is always 0 (I²C transmission enabled).

4.2 I²C Interface

I²C is a 2-wire serial interface. It consists of one master device and one or more slave devices. The master is defined as a micro controller providing the serial clock (SCL), and the slave as any integrated circuit receiving the SCL clock from the master. The CMA3000 sensor always operates as a slave device in master-slave operation mode. When using an SPI interface, a hardware addressing is used (slaves have dedicated CSB signals), the I²C interface uses a software based addressing (slave devices have dedicated bit patterns as addresses). The default I²C device address for CMA3000 is 00011100b (1Ch) (pre-programmed during CMA3000 production).

The CMA3000 is compatible to the Philips I²C specification V2.1. Main used features of the I²C interface are:

- 7-bit addressing, CMA3000 I²C device address is TBD
- Supports standard mode and fast mode
- Start / Restart / Stop
- Slave transceiver mode
- Designed for low power consumption

4.2.1 I²C frame format

4.2.1.1 I²C write mode

In I²C write mode, the first 8 bits after device address define the CMA3000 internal register address to be written.

4.2.1.2 I²C read mode

The read mode operates as described in Philips I^2C specification. I^2C read operation returns the content of the register which address is defined in I2C read frame. Read data is acknowledged by I^2C master.

4.2.2 Examples of I²C communication

Examples of I²C communication are presented below in Figure 10.

CA	CASE 1: I2C 8 bit read from register DOUTX										
S	device addr byte 1111011	0	SA	register address byte 00000110	SA	RS	device addr byte 1111011	1	SA	register data MSB first	MA E
CA	CASE 2: I2C 8 bit write to register MDFFTIMR										
S	device addr byte 1111011	0	SA	register address byte 00001010	SA	AI I	egister data to write //SB first	SA	E		
RS	S = Start condition RS = Repeated Start Condition E = End condition										

Figure 10 I²C format

SA = Slave acknowledgement MA = Master acknowledgement



5 Electrical Characteristics

All voltages are reference to ground. Currents flowing into the circuit have positive values.

5.1 Absolute maximum ratings

The absolute maximum ratings of the CMA3000 are presented in Table 8 below.

Table 8. Absolute maximum ratings of the CMA3000

Parameter	Value	Unit
Supply voltage (V _{dd} , DVIO)	-0.3 to +3.6	V
DVIO	Vdd+0.2	V
Voltage at input / output pins	-0.3 to ($V_{dd} + 0.3$)	V
ESD (Human body model)	±2	kV
Storage temperature	-40 +12 5	°C
Storage / operating temperature	-40 +85	°C
Mechanical shock *	< 10 000	g
Exposure to ultrasonic energy (e.g. ultra sonic washing or welding)	Not al	lowed

^{* 1} m drop on concrete may cause >>10000 g shock.

5.2 Power Supply

Please refer to the corresponding product datasheet.

5.3 Digital I/O Specification

5.3.1 Digital I/O DC characteristics

Table 9. DC characteristics of digital I/O pins.

No.	Parameter	Conditions	Symbol	Min	Тур	Max	Unit
Input	Input: CSB, SCL with pull up						
SDA,	SCK and MOSI without	out pull up / pull down					
2	Pull up current: CSB, SCL	$V_{IN} = 0V$	I _{PU}	-0.35			μΑ
2a.	Input Leakage	$V_{IN} = DVIO$	I_{IN}			0.035	μΑ
3	Input high voltage		V_{IH}	0.54*Dvio		0.82*Dvio	V
4	Input low voltage		V_{IL}	0.18*Dvo		0.38*Dvio	V
5	Hysteresis		V_{HYST}	0.16*Dvio		0.63*Dvio	V
Outp	Output terminal: MISO, SDA, INT						
7	Output high voltage	I > -1 mA	V _{OH}	0.7*Dvio		Dvio	V
8	Output low voltage	I < 1 mA	V_{OL}	0		0.3*Dvio	V
9	Tristate leakage	$0 < V_{MISO} < DVIO$	I_{LEAK}			0.0063	μА

5.3.2 Digital I/O level shifter

All the CMA3000 products have an internal level shifter that can be used to interface e.g. a micro controller using lower supply than the CMA3000. The level shifter is "programmed" by providing the supply voltage of the interfaced device to the DVIO-pin. Please refer to the corresponding product data sheet for details.



5.3.3 SPI AC characteristics

The AC characteristics of the CMA3000 SPI interface are defined in Figure 11 and in Table 10.




Figure 11. Timing diagram for SPI communication.

Table 10. AC characteristics of SPI communication.

No.	Parameter	Conditions	Symbol	Min	Тур	Max	Unit		
Terminal CSB, SCK									
1	Time from CSB (10%) to SCK (90%) ⁽¹		T _{LS1}	T _{per} /2			ns		
2	Time from SCK (10%) to CSB (90%) (1		T _{LS2}	T _{per} /2			ns		
Termin	Terminal SCK								
3	SCK low time	Load capacitance at MISO < TBD pF	T_CL	0.80* T _{per} /2	T _{per} /2		ns		
4	SCK high time	Load capacitance at MISO < TBD pF	T_CH	0.80* T _{per} /2	T _{per} /2		ns		
5	SCK Frequency		fsck = 1/T _{per}			0.5	MHz		
Termin	Terminal MOSI, SCK								
6	Time from changing MOSI (10%, 90%) to SCK (90%) Data setup time		T _{SET}	T _{per} /4			ns		
7	Time from SCK (90%) to changing MOSI (10%, 90%) Data hold time		T_{HOL}	T _{per} /4			ns		
Termin	nal MISO, CSB								
8	Time from CSB (10%) to stable MISO (10%, 90%)	Load capacitance at MISO < TBD pF	T _{VAL1}			T _{per} /4	ns		
9	Time from CSB (90%) to high impedance state of MISO ⁽¹ .	Load capacitance at MISO < TBD pF	T_{LZ}			T _{per} /4	ns		
Terminal MISO, SCK									
10	Time from SCK (10%) to stable MISO (10%, 90%) ⁽¹ .	Load capacitance at MISO < TBD pF	T _{VAL2}			1.3· T _{per} /4	ns		
Terminal MOSI, CSB									
11	Time between SPI cycles, CSB at high level (90%)		T_LH	11 · T _{per}			ns		
1) T _{per} is	¹⁾ T _{per} is SCK period								

^{5.3.4} I²C AC characteristics

Please, see Phillips Semiconductors, The I²C bus specification, Version 2.1, January 2000, pp. 31-33.



6 Package Characteristics

6.1 Dimensions

The package dimensions are presented in Figure 12 below (dimensions in millimeters [mm] with $\pm 50~\mu m$ tolerance).





Figure 12. Package dimensions in mm with $\pm 50~\mu m$ tolerance for reference only. Please check the corresponding data sheet for details.



7 Application information

7.1 Pin Description

CMA3000 pin numbers are presented in Figure 14 below and pin descriptions in Table 11.






Figure 13. CMA3000 sensing directions.

Figure 14. CMA3000 pin numbers.

Table 11. CMA3000 pin descriptions.

Pin#	Name	CMA3000-D01
1	VDD	Supply voltage
2	VSS	Ground
3	DVIO	I/O Supply
4	MISO	SPI Serial Data Output (MISO)
5	SCK_SCL	SPI Serial Clock (SCK) / I ² C Serial Clock (SCL)
6	MOSI_SDA	SPI Serial Data Input (MOSI) / I ² C Serial Data (SDA)
7	CSB	Chip select / I ² C enable
8	INT	Interrupt

7.2 Recommended circuit diagram

- 1. Connect 100 nF SMD capacitor between each supply voltage and ground level.
- 2. Connect 1 µF capacitor between each supply voltage and ground level.
- 3. Use separate regulator for digital IO supply (DVIO).
- 4. Serial interface (SPI or I²C) logical '1' level is determined by DVIO supply voltage level.

Recommended circuit diagram for the CMA3000 with SPI interface is presented in Figure 15 below.




Figure 15 Recommended circuit diagrams for CMA3000-D0X



7.3 Recommended PWB layout

General PWB layout recommendations for CMA3000 products (refer to Figure 15 and Figure 16):

- 1. Locate 100 nF SMD capacitors right next to the CMA3000 package
- 2. Ensure low impedance by maximizing the ground plane under the component.

Recommended PWB pad layout for CMA3000 is presented in Figure 16 below (dimensions in micrometers, [µm]).




Figure 16. Recommended PWB pad layout for CMA3000.

Recommended PWB layout for the CMA3000-D0X is presented in Figure 17 below (circuit diagram presented in Figure 15 above).




Figure 17. Recommended PWB layout for CMA3000-D0X with SPI interface (not actual size, for reference only).

7.4 Assembly instructions

The Moisture Sensitivity Level (MSL) of the CMA3000 component is 3 according to the IPC/JEDEC J-STD-020D. Please refer to the document TN68_CMA3000_Assembly_Instructions for more detailed information about CMA3000 assembly.

7.5 Tape and reel specifications

Please refer to the document TN68_CMA3000_Assembly_Instructions for tape and reel specifications.



8 Data sheet references

8.1 Offset

CMA3000's offset will be calibrated in X = 0 g, Y = 0 g, and Z = +1 g (Z measuring axis is parallel to earth's gravitation) position, see Figure 18.




Figure 18. CMA3000 offset (0 g) position.

8.1.1 Offset calibration error

Offset calibration error is the difference between the sensor's actual output reading and the nominal output reading in calibration conditions. Error is calculated by

Equation 1

$$Offset_{X-axisCalibEr} = \frac{Output_{X-axis} - Output}{Sens} \cdot 1000$$
,

where $Output_{X-axisCalibEr}$ is sensor's X-axis calibration error in [mg], $Output_{X-axis}$ is sensor's X-axis output reading [counts], Output is sensor's nominal output in 0 g position and Sens sensor's nominal sensitivity [counts/g].

8.1.2 Offset temperature error

Offset temperature error is the difference between the sensor's output reading in different temperatures and the sensor's calibrated offset value at room temperature. Error is calculated by

Equation 2

$$Offset_{X-axisTempEr@T} = \frac{Output_{X-axis@T} - Output_{X-axis@RT}}{Sens} \cdot 1000,$$

where $Output_{X-axisTempEr@T}$ is sensor's X-axis temperature error in [mg] in temperature T, $Output_{X-axis@T}$ is sensor's X-axis output reading [counts] in temperature T, $Output_{X-axis@T}$ X-axis output reading [counts] at room temperature RT and Sens sensor's nominal sensitivity [counts/g]. Sensor is in 0 g position for every measurement point.

8.2 Sensitivity

During sensitivity calibration, the sensor is placed in ± 1 g positions having one of the sensor's measuring axis at a time parallel to the earth's gravitation, see Figure 19.