

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







# VS1053b -Ogg Vorbis/MP3/AAC/WMA/MIDI AUDIO CODEC

#### **Features**


- Decodes Ogg Vorbis;
  - MPEG 1 & 2 audio layer III (CBR +VBR +ABR); layers I & II optional; MPEG4/2 AAC-LC(+PNS), **HE-AAC v2 (Level 3)** (SBR + PS); WMA 4.0/4.1/7/8/9 all profiles (5-384 kbps); WAV (PCM + IMA ADPCM); General MIDI 1 / SP-MIDI format 0 files
- Encodes Ogg Vorbis with software plugin (available Q4/2007)
- Encodes IMA ADPCM from mic/line (stereo)
- Streaming support for MP3 and WAV
- EarSpeaker Spatial Processing
- Bass and treble controls
- Operates with a single 12..13 MHz clock
- Can also be used with a 24..26 MHz clock
- Internal PLL clock multiplier
- Low-power operation
- High-quality on-chip stereo DAC with no phase error between channels
- Zero-cross detection for smooth volume change
- Stereo earphone driver capable of driving a  $30\,\Omega$  load
- Quiet power-on and power-off
- I2S interface for external DAC
- Separate voltages for analog, digital, I/O
- On-chip RAM for user code and data
- Serial control and data interfaces
- Can be used as a slave co-processor
- SPI flash boot for special applications
- UART for debugging purposes
- New functions may be added with software and upto 8 GPIO pins
- Lead-free RoHS-compliant package (Green)

### **Description**

VS1053b is a single-chip Ogg Vorbis/MP3/AAC/-WMA/MIDI audio decoder and an IMA ADPCM and user-loadable Ogg Vorbis encoder. It contains a high-performance, proprietary low-power DSP processor core VS\_DSP<sup>4</sup>, working data memory, 16 KiB instruction RAM and 0.5+ KiB data RAM for user applications running simultaneously with any built-in decoder, serial control and input data interfaces, upto 8 general purpose I/O pins, an UART, as well as a high-quality variable-samplerate stereo ADC (mic, line, line + mic or 2×line) and stereo DAC, followed by an earphone amplifier and a common voltage buffer.

VS1053b receives its input bitstream through a serial input bus, which it listens to as a system slave. The input stream is decoded and passed through a digital volume control to an 18-bit oversampling, multi-bit, sigma-delta DAC. The decoding is controlled via a serial control bus. In addition to the basic decoding, it is possible to add application specific features, like DSP effects, to the user RAM memory.

Optional factory-programmable unique chip ID provides basis for digital rights management or unit identification features.



# VS1053b



## **Contents**

1	Lice	enses	9
2	Disc	claimer	9
3	Defi	initions	9
4	Cha	aracteristics & Specifications	10
	4.1	Absolute Maximum Ratings	10
	4.2	Recommended Operating Conditions	10
	4.3	Analog Characteristics	11
	4.4	Power Consumption	12
	4.5	Digital Characteristics	12
	4.6	Switching Characteristics - Boot Initialization	12
5	Pacl	kages and Pin Descriptions	13
	5.1	Packages	13
		5.1.1 LQFP-48	13
6	Con	nnection Diagram, LQFP-48	16
7	SPI	Buses	18
	7.1	General	18
	7.2	SPI Bus Pin Descriptions	18
		7.2.1 VS1002 Native Modes (New Mode)	18
		7.2.2 VS1001 Compatibility Mode (deprecated)	18
	7.3	Data Request Pin DREO	19





CONTENTS

	7.4	Serial	Protocol for Serial Data Interface (SDI)	. 19
		7.4.1	General	. 19
		7.4.2	SDI in VS1002 Native Modes (New Mode)	. 19
		7.4.3	SDI in VS1001 Compatibility Mode (deprecated)	. 20
		7.4.4	Passive SDI Mode	. 20
	7.5	Serial	Protocol for Serial Command Interface (SCI)	. 20
		7.5.1	General	. 20
		7.5.2	SCI Read	. 21
		7.5.3	SCI Write	. 21
		7.5.4	SCI Multiple Write	. 22
	7.6	SPI Ti	ming Diagram	. 23
	7.7	SPI Ex	xamples with SM_SDINEW and SM_SDISHARED set	. 24
		7.7.1	Two SCI Writes	. 24
		7.7.2	Two SDI Bytes	. 24
		7.7.3	SCI Operation in Middle of Two SDI Bytes	. 25
8	Fun	ctional ]	Description	26
	8.1	Main I	Features	. 26
	8.2	Suppo	rted Audio Codecs	. 26
		8.2.1	Supported MP3 (MPEG layer III) Formats	. 26
		8.2.2	Supported MP1 (MPEG layer I) Formats	. 27
		8.2.3	Supported MP2 (MPEG layer II) Formats	. 27
		8.2.4	Supported Ogg Vorbis Formats	. 27
		8.2.5	Supported AAC (ISO/IEC 13818-7 and ISO/IEC 14496-3) Formats	. 28
		8.2.6	Supported WMA Formats	. 30





CONTEN	TS


	8.2.7	Supported RIFF WAV Formats	31
	8.2.8	Supported MIDI Formats	32
8.3	Data F	low of VS1053b	34
8.4	EarSpe	eaker Spatial Processing	35
8.5	Serial 1	Data Interface (SDI)	36
8.6	Serial	Control Interface (SCI)	36
8.7	SCI Re	egisters	37
	8.7.1	SCI_MODE (RW)	38
	8.7.2	SCI_STATUS (RW)	40
	8.7.3	SCI_BASS (RW)	41
	8.7.4	SCI_CLOCKF (RW)	42
	8.7.5	SCI_DECODE_TIME (RW)	43
	8.7.6	SCI_AUDATA (RW)	43
	8.7.7	SCI_WRAM (RW)	43
	8.7.8	SCI_WRAMADDR (W)	43
	8.7.9	SCI_HDAT0 and SCI_HDAT1 (R)	45
	8.7.10	SCI_AIADDR (RW)	46
	8.7.11	SCI_VOL (RW)	47
	8.7.12	SCI_AICTRL[x] (RW)	47
Ope	ration		48
9.1	Clocki	ng	48
9.2	Hardw	are Reset	48
9.3	Softwa	are Reset	48
0.4	I ow D	ower Mode	<i>1</i> C

9





9.5	Play an	nd Decode	49
	9.5.1	Playing a Whole File	49
	9.5.2	Cancelling Playback	50
	9.5.3	Fast Play	50
	9.5.4	Fast Forward and Rewind without Audio	50
	9.5.5	Maintaining Correct Decode Time	51
9.6	Feeding	g PCM data	52
9.7	Ogg Vo	orbis Recording	52
9.8	ADPC	M Recording	53
	9.8.1	Activating ADPCM Mode	53
	9.8.2	Reading IMA ADPCM Data	54
	9.8.3	Adding a RIFF Header	55
	9.8.4	Playing ADPCM Data	56
	9.8.5	Sample Rate Considerations	56
9.9	SPI Bo	oot	57
9.10	Real-T	ime MIDI	57
9.11	Extra P	Parameters	58
	9.11.1	Common Parameters	59
	9.11.2	WMA	60
	9.11.3	AAC	61
	9.11.4	Midi	62
	9.11.5	Ogg Vorbis	62
9.12	SDI Te	ests	63
	9.12.1	Sine Test	63






		9.12.2 Pin Test	63
		9.12.3 SCI Test	64
		9.12.4 Memory Test	64
		9.12.5 New Sine and Sweep Tests	64
10	VS10	053b Registers	66
	10.1	Who Needs to Read This Chapter	66
	10.2	The Processor Core	66
	10.3	VS1053b Memory Map	66
	10.4	SCI Registers	66
	10.5	Serial Data Registers	67
	10.6	DAC Registers	67
	10.7	GPIO Registers	67
	10.8	Interrupt Registers	68
	10.9	Watchdog v1.0 2002-08-26	69
		10.9.1 Registers	69
	10.10	0UART v1.1 2004-10-09	70
		10.10.1 Registers	70
		10.10.2 Status UARTx_STATUS	70
		10.10.3 Data UARTx_DATA	71
		10.10.4 Data High UARTx_DATAH	71

71

72

73





13	Contact Information	80
12	Document Version Changes	<b>79</b>
	11.1 Changes Between VS1033c and VS1053a/b Firmware, 2007-03-08	77
11	VS1053 Version Changes	77
	10.13.2 Configuration I2S_CONFIG	76
	10.13.1 Registers	76
	10.13I2S DAC Interface	76
	10.12VS1053b Audio Path	75
	10.11.6 Interrupts	74
	10.11.5 Timer X Counter TIMER_TxCNT[L/H]	74
	10.11.4 Timer X Startvalue TIMER_Tx[L/H]	74
	10.11.3 Configuration TIMER_ENABLE	74
	10.11.2 Configuration TIMER_CONFIG	73





# **List of Figures**

1	Pin Configuration, LQFP-48	13
2	VS1053b in LQFP-48 Packaging.	13
3	Typical Connection Diagram Using LQFP-48	16
4	BSYNC Signal - one byte transfer	20
5	BSYNC Signal - two byte transfer	20
6	SCI Word Read	21
7	SCI Word Write	21
8	SCI Multiple Word Write	22
9	SPI Timing Diagram	23
10	Two SCI Operations.	24
11	Two SDI Bytes	24
12	Two SDI Bytes Separated By an SCI Operation	25
13	Data Flow of VS1053b	34
14	EarSpeaker externalized sound sources vs. normal inside-the-head sound	35
15	RS232 Serial Interface Protocol	70
16	VS1053b ADC and DAC data paths	75
17	128 Interface 102 I/I	76



#### 1 Licenses

MPEG Layer-3 audio decoding technology licensed from Fraunhofer IIS and Thomson.

Note: If you enable Layer I and Layer II decoding, you are liable for any patent issues that may arise from using these formats. Joint licensing of MPEG 1.0 / 2.0 Layer III does not cover all patents pertaining to layers I and II.

VS1053b contains WMA decoding technology from Microsoft.

This product is protected by certain intellectual property rights of Microsoft and cannot be used or further distributed without a license from Microsoft.

VS1053b contains AAC technology (ISO/IEC 13818-7 and ISO/IEC 14496-3) which cannot be used without a proper license from Via Licensing Corporation or individual patent holders.

VS1053b contains spectral band replication (SBR) and parametric stereo (PS) technologies developed by Coding Technologies. Licensing of SBR is handled within MPEG4 through Via Licensing Corporation. Licensing of PS is handled with Coding Technologies.

See http://www.codingtechnologies.com/licensing/aacplus.htm for more information.

To the best of our knowledge, if the end product does not play a specific format that otherwise would require a customer license: MPEG 1.0/2.0 layers I and II, WMA, or AAC, the respective license should not be required. Decoding of MPEG layers I and II are disabled by default, and WMA and AAC format exclusion can be easily performed based on the contents of the SCI\_HDAT1 register. Also PS and SBR decoding can be separately disabled.

#### 2 Disclaimer

This is a *preliminary* datasheet. All properties and figures are subject to change.

#### 3 Definitions

**B** Byte, 8 bits.

**b** Bit.

**Ki** "Kibi" =  $2^{10}$  = 1024 (IEC 60027-2).

**Mi** "Mebi" =  $2^{20}$  = 1048576 (IEC 60027-2).

VS\_DSP VLSI Solution's DSP core.

W Word. In VS\_DSP, instruction words are 32-bit and data words are 16-bit wide.



## **Characteristics & Specifications**

#### 4.1 Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Analog Positive Supply	AVDD	-0.3	3.6	V
Digital Positive Supply	CVDD	-0.3	1.85	V
I/O Positive Supply	IOVDD	-0.3	3.6	V
Current at Any Non-Power Pin <sup>1</sup>			±50	mA
Voltage at Any Digital Input		-0.3	IOVDD+0.3 <sup>2</sup>	V
Operating Temperature		-30	+85	°C
Storage Temperature		-65	+150	°C

 $<sup>^{1}</sup>$  Higher current can cause latch-up.  $^{2}$  Must not exceed 3.6 V

## **Recommended Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit
Ambient Operating Temperature		-30		+85	°C
Analog and Digital Ground <sup>1</sup>	AGND DGND		0.0		V
Positive Analog, REF=1.23V	AVDD	2.5	2.8	3.6	V
Positive Analog, REF=1.65V <sup>2</sup>	AVDD	3.3	3.3	3.6	V
Positive Digital	CVDD	1.7	1.8	1.85	V
I/O Voltage	IOVDD	1.8	2.8	3.6	V
Input Clock Frequency <sup>3</sup>	XTALI	12	12.288	13	MHz
Internal Clock Frequency	CLKI	12	36.864	55.3	MHz
Internal Clock Multiplier <sup>4</sup>		1.0×	$3.0 \times$	$4.5 \times$	
Master Clock Duty Cycle		40	50	60	%

<sup>&</sup>lt;sup>1</sup> Must be connected together as close the device as possible for latch-up immunity.

<sup>&</sup>lt;sup>2</sup> Reference voltage can be internally selected between 1.23V and 1.65V, see section 8.7.2.

<sup>&</sup>lt;sup>3</sup> The maximum sample rate that can be played with correct speed is XTALI/256 (or XTALI/512 if SM\_CLK\_RANGE is set). Thus, XTALI must be at least 12.288 MHz (24.576 MHz) to be able to play 48 kHz at correct speed.

<sup>&</sup>lt;sup>4</sup> Reset value is 1.0×. Recommended SC\_MULT=3.5×, SC\_ADD=1.0× (SCI\_CLOCKF=0x8800). Do not exceed maximum specification for CLKI.



#### **Analog Characteristics**

Unless otherwise noted: AVDD=3.3V, CVDD=1.8V, IOVDD=2.8V, REF=1.65V, TA=-30..+85°C, XTALI=12..13MHz, Internal Clock Multiplier 3.5×. DAC tested with 1307.894 Hz full-scale output sinewave, measurement bandwidth 20..20000 Hz, analog output load: LEFT to GBUF 30  $\Omega$ , RIGHT to GBUF 30  $\Omega$ . Microphone test amplitude 48 mVpp,  $f_s=1$  kHz, Line input test amplitude 1.26 V,  $f_s=1$  kHz.

Parameter	Symbol	Min	Тур	Max	Unit
DAC Resolution			18		bits
Total Harmonic Distortion	THD			0.07	%
Third Harmonic Distortion				0.02	%
Dynamic Range (DAC unmuted, A-weighted)	IDR		100		dB
S/N Ratio (full scale signal)	SNR		94		dB
Interchannel Isolation (Cross Talk), $600\Omega + GBUF$			80		dB
Interchannel Isolation (Cross Talk), $30\Omega + GBUF$			53		dB
Interchannel Gain Mismatch		-0.5		0.5	dB
Frequency Response		-0.1		0.1	dB
Full Scale Output Voltage (Peak-to-peak)		1.64	$1.85^{1}$	2.06	Vpp
Deviation from Linear Phase				5	0
Analog Output Load Resistance	AOLR	16	$30^{2}$		Ω
Analog Output Load Capacitance				100	pF
Microphone input amplifier gain	MICG		26		dB
Microphone input amplitude			48	$140^{3}$	mVpp AC
Microphone Total Harmonic Distortion	MTHD		0.03	0.07	%
Microphone S/N Ratio	MSNR	60	70		dB
Microphone input impedances, per pin			45		kΩ
Line input amplitude			2500	$2800^{3}$	mVpp AC
Line input Total Harmonic Distortion	LTHD		0.005	0.014	%
Line input S/N Ratio	LSNR	85	90		dB
Line input impedance			80		kΩ

<sup>&</sup>lt;sup>1</sup> 3.0 volts can be achieved with +-to-+ wiring for mono difference sound.

<sup>&</sup>lt;sup>2</sup> AOLR may be much lower, but below *Typical* distortion performance may be compromised.

<sup>&</sup>lt;sup>3</sup> Above typical amplitude the Harmonic Distortion increases.

## 4.4 Power Consumption

Tested with an MPEG 1.0 Layer-3 128 kbps sample and generated sine. Output at full volume. Internal clock multiplier  $3.0 \times$ . TA=+25°C.

Parameter	Min	Тур	Max	Unit
Power Supply Consumption AVDD, Reset		0.6	5.0	$\mu$ A
Power Supply Consumption CVDD = 1.8V, Reset		12	20.0	$\mu$ A
Power Supply Consumption AVDD, sine test, $30 \Omega + GBUF$	30	36.9	60	mA
Power Supply Consumption CVDD = 1.8V, sine test	8	10	15	mA
Power Supply Consumption AVDD, no load		5		mA
Power Supply Consumption AVDD, output load $30\Omega$		11		mA
Power Supply Consumption AVDD, $30 \Omega + GBUF$		11		mA
Power Supply Consumption CVDD = 1.8V		11		mA

### 4.5 Digital Characteristics

Parameter	Min	Max	Unit
High-Level Input Voltage	$0.7 \times \text{CVDD}$	IOVDD+0.3 <sup>1</sup>	V
Low-Level Input Voltage	-0.2	$0.3 \times \text{CVDD}$	V
High-Level Output Voltage at XTALO = -0.1 mA	$0.7 \times IOVDD$		V
Low-Level Output Voltage at XTALO = 0.1 mA		$0.3 \times IOVDD$	V
High-Level Output Voltage at $I_O = -1.0 \text{ mA}$	$0.7 \times IOVDD$		V
Low-Level Output Voltage at $I_O = 1.0 \text{ mA}$		$0.3 \times IOVDD$	V
Input Leakage Current	-1.0	1.0	$\mu$ A
SPI Input Clock Frequency <sup>2</sup>		$\frac{CLKI}{7}$	MHz
Rise time of all output pins, load = 50 pF		50	ns

#### 4.6 Switching Characteristics - Boot Initialization

Parameter	Symbol	Min	Max	Unit
XRESET active time		2		XTALI
XRESET inactive to software ready		22000	$50000^{1}$	XTALI
Power on reset, rise time to CVDD		10		V/s

<sup>&</sup>lt;sup>1</sup> DREQ rises when initialization is complete. You should not send any data or commands before that.

 $<sup>^1</sup>$  Must not exceed 3.6V  $^2$  Value for SCI reads. SCI and SDI writes allow  $\frac{CLKI}{4}.$ 



## 5 Packages and Pin Descriptions

#### 5.1 Packages

LPQFP-48 is a lead (Pb) free and also RoHS compliant package. RoHS is a short name of *Directive* 2002/95/EC on the restriction of the use of certain hazardous substances in electrical and electronic equipment.

#### 5.1.1 LQFP-48




Figure 1: Pin Configuration, LQFP-48.

LQFP-48 package dimensions are at http://www.vlsi.fi/.




Figure 2: VS1053b in LQFP-48 Packaging.



Pad Name	LQFP Pin	Pin Type	Function	
MICP / LINE1	1	AI	Positive differential mic input, self-biasing / Line-in 1	
MICN	2	AI	Negative differential mic input, self-biasing	
XRESET	3	DI	Active low asynchronous reset, schmitt-trigger input	
DGND0	4	DGND	Core & I/O ground	
CVDD0	5	CPWR	Core power supply	
IOVDD0	6	IOPWR	I/O power supply	
CVDD1	7	CPWR	Core power supply	
DREQ	8	DO	Data request, input bus	
GPIO2 / DCLK <sup>1</sup>	9	DIO	General purpose IO 2 / serial input data bus clock	
GPIO3 / SDATA <sup>1</sup>	10	DIO	General purpose IO 3 / serial data input	
GPIO6 / I2S_SCLK <sup>3</sup>	11	DIO	General purpose IO 6 / I2S_SCLK	
GPIO7 / I2S_SDATA <sup>3</sup>	12	DIO	General purpose IO 7 / I2S_SDATA	
XDCS / BSYNC <sup>1</sup>	13	DI	Data chip select / byte sync	
IOVDD1	14	IOPWR	I/O power supply	
VCO	15	DO	For testing only (Clock VCO output)	
DGND1	16	DGND	Core & I/O ground	
XTALO	17	AO	Crystal output	
XTALI	18	AI	Crystal input	
IOVDD2	19	IOPWR	I/O power supply	
DGND2 DGND3	20	DGND DGND	Core & I/O ground	
	21		Core & I/O ground	
DGND4		DGND	Core & I/O ground	
XCS CVDD2	23	DI	Chip select input (active low)	
	24	CPWR	Core power supply	
GPIO5 / I2S_MCLK <sup>3</sup>	25	DIO	General purpose IO 5 / I2S_MCLK	
RX	26	DI	UART receive, connect to IOVDD if not used	
TX	27	DO	UART transmit	
SCLK	28	DI	Clock for serial bus	
SI	29	DI	Serial input	
SO	30	DO3	Serial output	
CVDD3	31	CPWR	Core power supply	
XTEST	32	DI	Reserved for test, connect to IOVDD	
GPIO0	33	DIO	Gen. purp. IO 0 (SPIBOOT), use $100 \text{ k}\Omega$ pull-down resistor <sup>2</sup>	
GPIO1	34	DIO	General purpose IO 1	
GND	35	DGND	I/O Ground	
GPIO4 / I2S_LROUT <sup>3</sup>	36	DIO	General purpose IO 4 / I2S_LROUT	
AGND0	37	APWR	Analog ground, low-noise reference	
AVDD0	38	APWR	Analog power supply	
RIGHT	39	AO	Right channel output	
AGND1	40	APWR	Analog ground	
AGND2	41	APWR	Analog ground	
GBUF	42	AO	Common buffer for headphones, do NOT connect to ground!	
AVDD1	43	APWR	Analog power supply	
RCAP	44	AIO	Filtering capacitance for reference	
AVDD2	45	APWR	Analog power supply	
LEFT	46	AO	Left channel output	
AGND3	47	APWR	Analog ground	
LINE2	48	AI	Line-in 2 (right channel)	

<sup>&</sup>lt;sup>1</sup> First pin function is active in New Mode, latter in Compatibility Mode.
<sup>2</sup> Unless pull-down resistor is used, SPI Boot is tried. See Chapter 9.9 for details.
<sup>3</sup> If I2S\_CF\_ENA is '0' the pins are used for GPIO. See Chapter 10.13 for details.





## Pin types:

Type	Description
DI	Digital input, CMOS Input Pad
DO	Digital output, CMOS Input Pad
DIO	Digital input/output
DO3	Digital output, CMOS Tri-stated Output Pad
AI	Analog input

Type	Description
AO	Analog output
AIO	Analog input/output
APWR	Analog power supply pin
DGND	Core or I/O ground pin
CPWR	Core power supply pin
IOPWR	I/O power supply pin



## 6 Connection Diagram, LQFP-48




Figure 3: Typical Connection Diagram Using LQFP-48.

Figure 3 shows a typical connection diagram for VS1053.

Figure Note 1: Connect either Microphone In or Line In, but not both at the same time.

Note: This connection assumes SM\_SDINEW is active (see Chapter 8.7.1). If also SM\_SDISHARE is used, xDCS should be tied low or high (see Chapter 7.2.1).



# VS1053b

The common buffer GBUF can be used for common voltage (1.23 V) for earphones. This will eliminate the need for large isolation capacitors on line outputs, and thus the audio output pins from VS1053b may be connected directly to the earphone connector.

GBUF must NOT be connected to ground under any circumstances. If GBUF is not used, LEFT and RIGHT must be provided with coupling capacitors. To keep GBUF stable, you should always have the resistor and capacitor even when GBUF is not used. See application notes for details.

Unused GPIO pins should have a pull-down resistor. Unused line and microphone inputs should not be connected.

If UART is not used, RX should be connected to IOVDD and TX be unconnected.

Do not connect any external load to XTALO.



#### 7 SPI Buses

#### 7.1 General

The SPI Bus - that was originally used in some Motorola devices - has been used for both VS1053b's Serial Data Interface SDI (Chapters 7.4 and 8.5) and Serial Control Interface SCI (Chapters 7.5 and 8.6).

#### 7.2 SPI Bus Pin Descriptions

#### 7.2.1 VS1002 Native Modes (New Mode)

These modes are active on VS1053b when SM\_SDINEW is set to 1 (default at startup). DCLK and SDATA are not used for data transfer and they can be used as general-purpose I/O pins (GPIO2 and GPIO3). BSYNC function changes to data interface chip select (XDCS).

SDI Pin	SCI Pin	Description
XDCS	XCS	Active low chip select input. A high level forces the serial interface into
		standby mode, ending the current operation. A high level also forces serial
		output (SO) to high impedance state. If SM_SDISHARE is 1, pin
		XDCS is not used, but the signal is generated internally by inverting
		XCS.
SCK Serial clock input. The serial clock is also used internally as the mas		Serial clock input. The serial clock is also used internally as the master
	clock for the register interface.	
	SCK can be gated or continuous. In either case, the first rising clock edge	
	after XCS has gone low marks the first bit to be written.	
S	I	Serial input. If a chip select is active, SI is sampled on the rising CLK edge.
-	SO	Serial output. In reads, data is shifted out on the falling SCK edge.
		In writes SO is at a high impedance state.

#### 7.2.2 VS1001 Compatibility Mode (deprecated)

This mode is active when SM\_SDINEW is set to 0. In this mode, DCLK, SDATA and BSYNC are active.

SDI Pin	SCI Pin	Description	
-	XCS	Active low chip select input. A high level forces the serial interface into	
		standby mode, ending the current operation. A high level also forces serial	
		output (SO) to high impedance state.	
BSYNC	-	SDI data is synchronized with a rising edge of BSYNC.	
DCLK	SCK	Serial clock input. The serial clock is also used internally as the master	
		clock for the register interface.	
		SCK can be gated or continuous. In either case, the first rising clock edge	
		after XCS has gone low marks the first bit to be written.	
SDATA	SI	Serial input. SI is sampled on the rising SCK edge, if XCS is low.	
-	SO	Serial output. In reads, data is shifted out on the falling SCK edge.	
		In writes SO is at a high impedance state.	



#### 7.3 Data Request Pin DREQ

The DREQ pin/signal is used to signal if VS1053b's 2048-byte FIFO is capable of receiving data. If DREQ is high, VS1053b can take at least 32 bytes of SDI data or one SCI command. DREQ is turned low when the stream buffer is too full and for the duration of a SCI command.

Because of the 32-byte safety area, the sender may send upto 32 bytes of SDI data at a time without checking the status of DREQ, making controlling VS1053b easier for low-speed microcontrollers.

Note: DREQ may turn low or high at any time, even during a byte transmission. Thus, DREQ should only be used to decide whether to send more bytes. It does not need to abort a transmission that has already started.

Note: In VS10XX products upto VS1002, DREQ was only used for SDI. In VS1053b DREQ is also used to tell the status of SCI.

There are cases when you still want to send SCI commands when DREQ is low. Because DREQ is shared between SDI and SCI, you can not determine if a SCI command has been executed if SDI is not ready to receive. In this case you need a long enough delay after every SCI command to make certain none of them is missed. The SCI Registers table in section 8.7 gives the worst-case handling time for each SCI register write.

#### 7.4 Serial Protocol for Serial Data Interface (SDI)

#### 7.4.1 General

The serial data interface operates in slave mode so DCLK signal must be generated by an external circuit.

Data (SDATA signal) can be clocked in at either the rising or falling edge of DCLK (Chapter 8.7).

VS1053b assumes its data input to be byte-sychronized. SDI bytes may be transmitted either MSb or LSb first, depending of contents of SCI\_MODE (Chapter 8.7.1).

The firmware is able to accept the maximum bitrate the SDI supports.

#### 7.4.2 SDI in VS1002 Native Modes (New Mode)


In VS1002 native modes (SM\_NEWMODE is 1), byte synchronization is achieved by XDCS. The state of XDCS may not change while a data byte transfer is in progress. To always maintain data synchronization even if there may be glitches in the boards using VS1053b, it is recommended to turn XDCS every now and then, for instance once after every disk data block, just to make sure the host and VS1053b are in sync.

If SM\_SDISHARE is 1, the XDCS signal is internally generated by inverting the XCS input.

For new designs, using VS1002 native modes are recommended.



#### 7.4.3 SDI in VS1001 Compatibility Mode (deprecated)



VS1053b

Figure 4: BSYNC Signal - one byte transfer.

When VS1053b is running in VS1001 compatibility mode, a BSYNC signal must be generated to ensure correct bit-alignment of the input bitstream. The first DCLK sampling edge (rising or falling, depending on selected polarity), during which the BSYNC is high, marks the first bit of a byte (LSB, if LSB-first order is used, MSB, if MSB-first order is used). If BSYNC is '1' when the last bit is received, the receiver stays active and next 8 bits are also received.




Figure 5: BSYNC Signal - two byte transfer.

#### 7.4.4 Passive SDI Mode

If SM\_NEWMODE is 0 and SM\_SDISHARE is 1, the operation is otherwise like the VS1001 compatibility mode, but bits are only received while the BSYNC signal is '1'. Rising edge of BSYNC is still used for synchronization.

#### 7.5 Serial Protocol for Serial Command Interface (SCI)

#### 7.5.1 General

The serial bus protocol for the Serial Command Interface SCI (Chapter 8.6) consists of an instruction byte, address byte and one 16-bit data word. Each read or write operation can read or write a single register. Data bits are read at the rising edge, so the user should update data at the falling edge. Bytes are always send MSb first. XCS should be low for the full duration of the operation, but you can have pauses between bits if needed.

The operation is specified by an 8-bit instruction opcode. The supported instructions are read and write. See table below.

Instruction				
Name	Opcode	Operation		
READ	0b0000 0011	Read data		
WRITE	0b0000 0010	Write data		

Note: VS1053b sets DREQ low after each SCI operation. The duration depends on the operation. It is not allowed to finish a new SCI/SDI operation before DREQ is high again.

#### 7.5.2 SCI Read




Figure 6: SCI Word Read

VS1053b registers are read from using the following sequence, as shown in Figure 6. First, XCS line is pulled low to select the device. Then the READ opcode (0x3) is transmitted via the SI line followed by an 8-bit word address. After the address has been read in, any further data on SI is ignored by the chip. The 16-bit data corresponding to the received address will be shifted out onto the SO line.

XCS should be driven high after data has been shifted out.

DREQ is driven low for a short while when in a read operation by the chip. This is a very short time and doesn't require special user attention.

#### **7.5.3 SCI** Write




Figure 7: SCI Word Write

VS1053b registers are written from using the following sequence, as shown in Figure 7. First, XCS line is pulled low to select the device. Then the WRITE opcode (0x2) is transmitted via the SI line followed by an 8-bit word address.



After the word has been shifted in and the last clock has been sent, XCS should be pulled high to end the WRITE sequence.

After the last bit has been sent, DREQ is driven low for the duration of the register update, marked "execution" in the figure. The time varies depending on the register and its contents (see table in Chapter 8.7 for details). If the maximum time is longer than what it takes from the microcontroller to feed the next SCI command or SDI byte, status of DREQ must be checked before finishing the next SCI/SDI operation.

#### 7.5.4 SCI Multiple Write




Figure 8: SCI Multiple Word Write

VS1053b allows for the user to send multiple words to the same SCI register, which allows fast SCI uploads, shown in Figure 8. The main difference to a single write is that instead of bringing XCS up after sending the last bit of a data word, the next data word is sent immediately. After the last data word, XCS is driven high as with a single word write.

After the last bit of a word has been sent, DREQ is driven low for the duration of the register update, marked "execution" in the figure. The time varies depending on the register and its contents (see table in Chapter 8.7 for details). If the maximum time is longer than what it takes from the microcontroller to feed the next SCI command or SDI byte, status of DREQ must be checked before finishing the next SCI/SDI operation.



#### 7.6 SPI Timing Diagram




Figure 9: SPI Timing Diagram.

Symbol	Min	Max	Unit
tXCSS	5		ns
tSU	0		ns
tH	2		CLKI cycles
tZ	0		ns
tWL	2		CLKI cycles
tWH	2		CLKI cycles
tV	$2 (+ 25 \mathrm{ns}^1)$		CLKI cycles
tXCSH	1		CLKI cycles
tXCS	2		CLKI cycles
tDIS		10	ns

<sup>&</sup>lt;sup>1</sup> 25 ns is when pin loaded with 100 pF capacitance. The time is shorter with lower capacitance.

Note: Although the timing is derived from the internal clock CLKI, the system always starts up in  $1.0 \times$  mode, thus CLKI=XTALI. After you have configured a higher clock through SCI\_CLOCKF and waited for DREQ to rise, you can use a higher SPI speed as well.

Note: Because tWL + tWH + tH is  $6 \times CLKI + 25$  ns, the maximum speed for SCI reads is CLKI/7.



VS1053b

#### 7.7 SPI Examples with SM\_SDINEW and SM\_SDISHARED set

#### 7.7.1 Two SCI Writes




Figure 10: Two SCI Operations.

Figure 10 shows two consecutive SCI operations. Note that xCS *must* be raised to inactive state between the writes. Also DREQ must be respected as shown in the figure.

#### 7.7.2 Two SDI Bytes




Figure 11: Two SDI Bytes.

SDI data is synchronized with a raising edge of xCS as shown in Figure 11. However, every byte doesn't need separate synchronization.

### 7.7.3 SCI Operation in Middle of Two SDI Bytes




Figure 12: Two SDI Bytes Separated By an SCI Operation.

Figure 12 shows how an SCI operation is embedded in between SDI operations. xCS edges are used to synchronize both SDI and SCI. Remember to respect DREQ as shown in the figure.