imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





SINGLE-CHIP USB AUDIO TO I2S DIGITAL AUDIO BRIDGE

Single-Chip USB Audio to I2S Digital Audio Bridge

- USB HID to I2C to communicate with DAC/codec
- Supports USB HID Consumer Controls for Volume and Mute Synchronization
- Integrated USB transceiver; no external resistors required
- · Integrated clock; no external crystal required
- Integrated One-Time Programmable ROM for product customization
- On-chip voltage regulator: 3.45 V output

Supports a Wide Range of codecs/DACs

- Out-of-box support for three major codecs/DACs
- Internal programmable memory supports additional codec/DAC configurations

USB Audio Class v1.0 support

- I2S Master mode, I2S and left justified PCM outputs
- Supports 48 kHz,16-bit stereo digital audio
- No custom driver required
- Supports Windows 7, Vista, XP, Mac OS-X, Linux
- Supports iPad/iOS (with USB camera kit connector)
- Open access to interface specification

USB Peripheral Function Controller

- USB Specification 2.0 compliant; full-speed (12 Mbps)
- USB Suspend states supported via SUSPEND pins

USB HID to UART Auxiliary Communication Interface

- APIs for quick application development
- Supports Windows 7, Vista, XP, Server 2003, 2000
- Supports Mac OS-X

12 Configurable GPIO Pins with Alternate Functions

- · Usable as inputs, open-drain or push-pull outputs
- UART signals, audio playback controls, DAC select pins
- Configurable clock output
- Toggle LEDs upon UART transmission or reception

Supply Voltage

- Self-powered: 3.0 to 3.6 V
- USB bus powered: 4.0 to 5.25 V
- I/O voltage: 1.8 V to V_{DD}

Package

• RoHS-compliant 32-pin QFN (5 x 5 mm)

Ordering Part Number

• CP2114-B01-GM

Temperature Range: -40 to +85 °C




Figure 1. Example System Diagram



TABLE OF CONTENTS

Section

<u>Page</u>

1. System Overview 2. Electrical Characteristics 3. Pinout and Package Definitions 4. QFN-32 Package Specifications	5 13
5. Audio (I2S and I2C) Interfaces	
5.1. One-Time Programmable ROM Configuration Programming	
5.2. Real-Time Programming	
5.3. CP2114 I2S and Left-Justified Digital Audio	
5.4. USB and Digital Audio Clock Requirements	
5.5. USB Audio Synchronization Modes	
5.6. CP2114 Clock Configuration	
6. USB Function Controller and Transceiver	
7. Asynchronous Serial Data Bus (UART) Interfaces	
8. GPIO Pins	
8.1. GPIO.0-4—Audio Playback and Record	
8.2. GPIO.5-8—DAC Selection	
8.3. GPIO.5-6—UART Transmit and Receive Toggle	
8.4. GPIO.7-8—Hardware Flow Control (RTS and CTS)	
8.5. GPIO.9—Clock Output	27
9. One-Time Programmable ROM	28
9.1. Audio Interface Configuration	
9.2. USB and GPIO Configuration	
10. Voltage Regulator	40
11. CP2114 Interface Specification and Windows Interface DLL	
12. Relevant Application Notes	
	42



1. System Overview

All major commercial operating systems (Windows, Linux, Mac, iOS) support the standard USB Audio Device class. Codecs and DACs typically have only an I2S (Inter-IC Sound) digital interface, and thus cannot connect directly to a host system. In addition, when a DAC is powered on, it typically needs to be configured by the host via an I2C (inter-integrated-circuit) digital interface, with a non-standard protocol. Finally, in order to support push button volume and mute synchronization with the host system, the target USB device must support the standard USB-HID Consumer Control interface. Thus, adding USB digital audio to an embedded system or as dongle or appliance typically involves complex USB protocol programming as well as I2S and I2C programming capability, prototyping, integration and testing. The CP2114 USB Audio Bridge is specifically designed to overcome all these issues and commoditize USB Audio and DAC configuration for turn-key product development.

Note: Use with an iPad requires a camera kit connector to get USB from the Apple 30-pin connector. USB Audio is not supported on the iPhone.

The CP2114 includes a USB 2.0 full-speed function controller, USB transceiver, oscillator, one-time programmable read-only memory (ROM), I2S (audio) interface, I2C (control) interface, and UART interface in a compact 5 x 5 mm QFN-32 package (sometimes called "MLF" or "MLP"). The one-time programmable ROM on the device may be used to customize both product information (including USB fields such as Vendor ID, Product ID, Strings, etc...) and external DAC configuration strings. By default, the CP2114 provides the following features

- Enumerates to the host as a Standard USB Audio Device and HID Consumer Control supporting:
 - USB Digital Audio Out (Audio Playback Device)
 - USB Digital Audio In (Microphone/Recording Device)
 - HID Consumer Control handling standard volume and mute functionality
- Pre-configured support for 3 commercial DACs
 - Handles all I2C configuration of the DAC automatically at boot
 - Handles all volume and mute traffic converting from USB to I2C messages to the DAC
- Tested for USB plug & play and audio quality on all major operating systems
- UART interface using standard USB HID device class which is natively supported by most operating systems
 - No custom driver installation needed
 - Windows and MAC DLLs provided and interface specification is available for development on any operating system
 - Implements transmit (TX), receive (RX), hardware flow control (CTS, RTS)
 - Baud rate support from 300 to 1 Mbps, support for 5-8 data bits, 5 parity options, 3 types of stop bits
 - Note: The CP2114 devices will not enumerate as a standard HID mouse or keyboard.
- 12 GPIO signals which support alternate functions
 - Volume control, UART transmit and receive, UART hardware flow control, UART transmit/receive toggle, configurable clock output, and DAC selection
 - Support for I/O interface voltages down to 1.8 V is provided via a $V_{\rm IO}$ pin.

An evaluation kit for the CP2114 (Part Number: CP2114EK) is available. It includes a CP2114-based USB-to-Audio motherboard, a USB cable, and full documentation. Additional kits with daughter cards are available as well:

- CP2114-CS42L55 evaluation kit (Part Number: CP2114-CS42L55EK) includes:
 - CP2114 USB-to-I2S Digital Audio motherboard
 - Cirrus Logic CS42L55 Codec daughter card (includes a 3.5mm male-to-male audio cable)
- CP2114-WM8523 evaluation kit (Part Number: CP2114-WM8523EK)
 - CP2114 USB-to-I2S Digital Audio motherboard
 - Wolfson Microelectronics WM8523 DAC daughter card
- CP2114-PCM1774 evaluation kit (Part Number: CP2114-PCM1774EK)
 - CP2114 USB-to-I2S Digital Audio motherboard
 - Texas Instruments PCM1774 DAC daughter card

All kits with daughter cards include a USB cable, ear bud headphones, and full documentation.

Contact a Silicon Labs sales representatives or go to www.silabs.com to order a CP2114 Evaluation Kit.



2. Electrical Characteristics

Table 1. Global DC Electrical Characteristics

 V_{DD} = 3.0 to 3.6 V, –40 to +85 °C unless otherwise specified.

Parameter	Condition	Min	Тур	Max	Unit
Digital Supply Voltage (V _{DD})		3.0		3.6	V
Digital Port I/O Supply Voltage (V _{IO})		1.8		V _{DD}	V
Digital Supply Current (USB Active Mode) ¹	Bus Powered Mode Self Powered Mode with Regulator enabled Self Powered Mode with Regulator disabled		18	28	mA
Digital Supply Current (USB Suspend Mode) ¹	Bus Powered Mode Self Powered Mode with Regulator enabled	_	750	940	μΑ
-	Self Powered Mode with Regulator disabled	_	0.99	1.2	mA
Supply Current - USB Pull-up ²		_	200	228	μA
Specified Operating Temperature Range		-40	_	+85	°C
Range Notes: 1. If the device is connected to the USI supply current.	B bus, the USB Pull-up Current sho	uld be addeo	to the sup	ply current	for tota

2. The USB Pull-up supply current values are calculated values based on USB specifications.



Table 2. I2S, I2C, UART and Suspend I/O DC Electrical Characteristics

 V_{DD} = 3.0 to 3.6 V, V_{IO} = 1.8 V to V_{DD} , -40 to +85 °C unless otherwise specified.

Parameters	Condition	Min	Тур	Max	Unit
Output High Voltage (V _{OH})	I _{OH} = −10 μA	V _{IO} – 0.1			
	I _{OH} = –3 mA	$V_{IO} - 0.2$			V
	I _{OH} = -10 mA	_	$V_{IO} - 0.4$		
Output Low Voltage (V _{OL})	I _{OL} = 10 μA	_		0.1	
_	I _{OL} = 8.5 mA	—	—	0.4	V
	I _{OL} = 25 mA	_	0.6		
Input High Voltage (V _{IH})		0.7 x V _{IO}	_	_	V
Input Low Voltage (V _{IL})		—	_	0.6	V
Input Leakage Current	Weak Pull-Up Off	_	_	1	μA
	Weak Pull-Up On, $V_{IO} = 0 V$	_	25	50	-
Maximum Input Voltage	Open drain, logic high (1)	—	—	5.8	V

Table 3. Reset Electrical Characteristics

-40 to +85 °C unless otherwise specified.

Parameter	Condition	Min	Тур	Max	Units
RST Input High Voltage		0.75 x V _{IO}	_	—	V
RST Input Low Voltage		—	_	0.6	V
Minimum RST Low Time to Generate a System Reset		15		—	μs

Table 4. Voltage Regulator Electrical Specifications

-40 to +85 °C unless otherwise specified.

Parameter	Condition	Min	Тур	Max	Unit		
Input Voltage Range		3.0	_	5.25	V		
Output Voltage	Output Current = 1 to 100 mA*	3.3	3.45	3.6	V		
VBUS Detection Input Threshold		2.5	_		V		
Bias Current		_	_	120	μA		
Note: The maximum regulator supply current is 100 mA. This includes the supply current of the CP2114.							



Table 5. GPIO Output Specifications

-40 to +85 °C unless otherwise specified.

Parameter	Condition	Min	Тур	Max	Unit
GPIO.9 Clock Output		f _{OUT} x 0.985	fout	f _{OUT} x 1.015	Hz
TX Toggle Rate		—	20		Hz
RX Toggle Rate		_	20	_	Hz

Table 6. One Time Programming Specifications

 V_{DD} = 3.3 to 3.6 V, -40 to +85 °C unless otherwise specified.

Parameter	Condition	Min	Тур	Max	Unit
Digital Port I/O Supply Voltage (V _{IO}) during programming		3.3		V _{DD}	V
Capacitor on V_{PP} for programming			4.7	_	μF

Table 7. System Clock Specifications

 V_{DD} = 3.3 to 3.6 V, -40 to +85 °C unless otherwise specified.

Parameter	Condition	Min	Тур	Max	Unit	
Internal Oscillator	SF = 0 (Register: System_Props, bit: 1) SF = 1 (Register: System_Props, bit: 1)		48 49.152	_	MHz MHz	
External CMOS clock input frequency	SF = 0 (Register: System_Props, bit: 1) SF = 1 (Register: System_Props, bit: 1)	47.880 —	48 49.152	48.120 —	MHz MHz	
 Depending on the requirements of the external DAC, the system clock frequency will be either 48.0 or 49.152 MHz. See Section 5.6 for more information. The USB specification requires a clock accuracy of ±0.25%. 						

Table 8. I2S Digital Audio Interface Specifications

 V_{DD} = 3.3 to 3.6 V, -40 to +85 °C unless otherwise specified.

Parameter	Condition	Min	Тур	Max	Unit		
Resolution (analog output)		—	16	_	bits		
Resolution (analog input)		—	15	_	bits		
MCLK frequency	(SYSCLK = 48 MHz)		12	_	MHz		
	(SYSCLK = 49.152 MHz)		12.288		MHz		
LRCK frequency			48	_	kHz		
SCK frequency	(SYSCLK = 48 MHz)		3.429	_	MHz		
	(SYSCLK = 49.152 MHz)	_	3.511		MHz		
MCLK/LRCK jitter	SCS = 0 (external Si500S clock) (Register: System_Props, bit: 2)		20	_	ps RMS*		
	SCS = 1 (internal oscillator) (Register: System_Props, bit: 2)	—	140		ps RMS*		
*Note: Measurement bandwidth:	Note: Measurement bandwidth: 100 Hz –40 kHz.						



Table 9. I2C Specifications

 V_{DD} = 3.3 to 3.6 V, -40 to +85 °C unless otherwise specified.

Parameter	Condition	Min	Тур	Max	Unit
SCL frequency	I2C_CK = 0 (Register: Audio_Props, bit: 5)	_	400	_	kHz
	I2C_CK = 1 (Register: Audio_Props, bit: 5)	_	100		

Table 10. Analog Output/Input Characteristics (CS42L55 daughter card)

25 °C, bus-powered, USB synchronization mode: asynchronous, digital audio interface mode: I2S, DAC/ADC gains set to 0 dB, test signal for analog output: uncompressed WAV file, full-scale sine wave at 997 Hz, measurement bandwidth 20 Hz to 20 kHz Additional parameters that apply to this table are as follows:

- VA = VCP = VLDO = 2.5 V
- Internal oscillator mode

Parameter	Condition	Min	Тур	Max	Unit	
Analog Output (Line Output)	- '		1			
THD + Noise	0 dB input	_	-80		dB	
	-20 dB input	—	-91	—	dB	
	-60 dB input	—	-91	—	dB	
Dynamic Range	A-weighted	_	92	_	dB	
Noise Level	Output muted	_	-112	_	dB	
Frequency response	20 Hz - 20 kHz	_	+0.03, -0.07		dB	
Analog Input			1			
THD + Noise	-1 dB input	_	-85		dB	
	-20 dB input		-87		dB	
	-60 dB input	_	-87	—	dB	
Dynamic Range	A-weighted	_	90	_	dB	
Noise Level	Analog input locally muted	_	0*		dB	
*Note: When analog input is locally muted,	Note: When analog input is locally muted, the CP2114 transmits sample values of 0 to the host.					



Table 11. Analog Output Characteristics (WM8523 daughter card)

25 °C, bus-powered, USB synchronization mode: asynchronous, digital audio interface mode: I2S, DAC/ADC gains set to 0 dB, test signal for analog output: uncompressed WAV file, full-scale sine wave at 997 Hz, measurement bandwidth 20 Hz to 20 kHz Additional parameters that apply to this table are as follows:

- LINEVDD = AVDD = 3.3V
- Internal oscillator mode
- External headphone amplifier disconnected, no lowpass filter on LINEVOUTL/LINEVOUTR

Parameter	Condition	Min	Тур	Max	Unit
THD + Noise	0 dB FS input		-83		dB
	–20 dB FS input	—	-91	_	dB
	–60 dB FS input	_	-91	—	dB
Dynamic Range	A-weighted	_	94	_	dB
Noise Level	Output muted	_	-99	_	dB
Frequency response	20 Hz–20 kHz	—	+0.04, -0.05		dB







Figure 2. WM8523 Frequency Response (0 dB FS)








Figure 4. WM8523 THD+N vs. Amplitude (997 Hz)

Table 12. Analog Output/Input Characteristics (PCM1774 daughter card)

25 °C, bus-powered, USB synchronization mode: asynchronous, digital audio interface mode: I2S, DAC/ADC gains set to 0 dB, test signal for analog output: uncompressed WAV file, full-scale sine wave at 997 Hz, measurement bandwidth 20 Hz to 20 kHz Additional parameters that apply to this table are as follows:

- VIO = VDD = VCC = VPA = 3.3 V.
- AOUT_L and AOUT_R outputs have 4.7 Ω series resistors.
- Internal oscillator mode.

Parameter	Condition	Min	Тур	Max	Unit
THD + Noise	0 dB FS input		-82	_	dB
	–20 dB FS input	— —	-89	_	dB
	–60 dB FS input	_	-89	—	dB
Dynamic Range	A-weighted	—	89		dB
Noise Level	Output muted	_	-103		dB
Frequency response	20 Hz - 20 kHz		+0.04, -0.11	_	dB



Table 13. Absolute Maximum Ratings

Parameter	Condition	Min	Тур	Max	Unit
Ambient Temperature Under Bias		-55	_	125	°C
Storage Temperature		-65		150	°C
Voltage on $\overline{\text{RST}}$, GPIO, I2S, I2C, or UART Pins with respect to GND	$V_{IO} \ge 2.2 V$ $V_{IO} < 2.2 V$	-0.3 -0.3		5.8 V _{IO} + 3.6	V
Voltage on V_{DD} or V_{IO} with respect to GND		-0.3		4.2	V
Maximum Total Current through V_{DD} , V_{IO} , and GND		_		500	mA
Maximum Output Current Sunk by \overline{RST} or any I/O pin		—	_	100	mA
Note: Stresses above those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the devices at or exceeding the conditions in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.					



3. Pinout and Package Definitions

Table 14. CP2114 Pin Definitions


Name	Pin #	Туре	Description
VDD	7	Power In	Power Supply Voltage Input.
		Power Out	Voltage Regulator Output. See Section 10.
VIO	6	Power In	I/O Supply Voltage Input.
GND	3		Ground. Must be tied to ground.
RST	10	D I/O	Device Reset. Open-drain output of internal POR or V_{DD} monitor. An external source can initiate a system reset by driving this pin low for the time specified in Table 3.
REGIN	8	Power In	5 V Regulator Input. This pin is the input to the on-chip voltage regulator.
VBUS	9	D In	VBUS Sense Input. This pin should be connected to the VBUS signal of a USB network.
D+	4	D I/O	USB D+
D–	5	D I/O	USB D-
VPP	21*	Special	Connect a 4.7 μF capacitor between this pin and ground to support one-time programming via the USB interface.
SUSPEND	17*	D Out	This pin indicates whether the device is in the USB Suspend or not (active-low).
SUSPEND	18*	D Out	This pin indicates whether the device is in the USB Suspend or not (active- high).
SCK	2	D Out	Serial clock output signal for the I2S interface.
SDIN	1	D In	Serial data input signal for the I2S interface.
SDOUT	32	D Out	Serial data output signal for the I2S interface.
MCLK	25	D In	Master clock input for the I2S interface.
LRCK	23	D Out	Left-right clock output for the I2S interface.
EXTCLK	31*	D In	External clock input of CP2114 (optional). An external clock is needed if the codec/DAC does not support a 12.000 MHz master clock (MCLK).
SDA	27	D I/O	Serial data signal for the I2C interface.
SCL	26	D I/O	Serial clock signal for the I2C interface.
GPIO.0	30*	D I/O	User-configurable input or output.
RMUTE		D In	Record Mute: Toggles record between mute and un-mute each time this pin is driven low.
GPIO.1	29*	D I/O	User-configurable input or output.
PMUTE		D In	Playback Mute: Toggles playback between mute and un-mute each time this pin is driven low.
*Note: Pins can	be left ur	connected w	hen not used.



Name	Pin #	Туре	Description
GPIO.2	14*	D I/O	User-configurable input or output.
VOL-		D In	Decreases volume each time this pin is driven low.
GPIO.3	13*	D I/O	User-configurable input or output.
VOL+		D In	Increases volume each time this pin is driven low.
GPIO.4	12*	D I/O	User-configurable input or output.
RMUTELED		D Out	Record Mute LED: This pin is driven low while recording is muted.
GPIO.5	28*	D I/O	User-configurable input or output.
ТХТ		D Out	This pin toggles while the UART is transmitting data and is logic high when the UART is not transmitting data.
DACSEL0		D In	Selects one of the predefined DACs. See Section 8.2 for more information.
GPIO.6	11*	D I/O	User-configurable input or output.
RXT		Out	This pin toggles while the UART is receiving data and is logic high when the UART is not receiving data.
DACSEL1		D In	Selects one of the predefined DACs. See Section 8.2 for more information.
GPIO.7	19*	D I/O	User-configurable input or output.
RTS		D Out	Ready to Send control output (active low) for the UART Interface.
DACSEL2		D In	Selects one of the predefined DACs. See Section 8.2 for more information.
GPIO.8	20*	D I/O	User-configurable input or output.
CTS		D In	Clear To Send control input (active low) for the UART Interface.
DACSEL3		D In	Selects one of the predefined DACs. See Section 8.2 for more information.
GPIO.9	22*	D I/O	User-configurable input or output.
CLKOUT		D Out	Outputs a configurable frequency clock signal.
GPIO.10	16*	D I/O	User-configurable input or output.
тх		D Out	Asynchronous data output (UART Transmit) for the UART Interface.
GPIO.11	15*	D I/O	User-configurable input or output.
RX		D In	Asynchronous data input (UART Receive) for the UART Interface.
NC	24*		This pin should be left unconnected or tied to V_{IO}

Table 14. CP2114 Pin Definitions (Continued)









4. QFN-32 Package Specifications




Figure 6. QFN-32 Package Drawing

Dimension	Min	Тур	Max		Dimension	Min	Тур	Max
A	0.80	0.90	1.00		E2	3.20	3.30	3.40
A1	0.00	0.02	0.05		L	0.30	0.40	0.50
b	0.18	0.25	0.30		L1	0.00	_	0.15
D		5.00 BSC.			aaa		_	0.15
D2	3.20	3.30	3.40		bbb		_	0.10
е		0.50 BSC.			ddd	_	—	0.05
E		5.00 BSC.		1	eee	—	—	0.08

Table 15. QFN-32 Package Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- **3.** This drawing conforms to the JEDEC Solid State Outline MO-220, variation VHHD except for custom features D2, E2, and L which are toleranced per supplier designation.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.






Figure 7. QFN-32 Recommended PCB Land Pattern

Table 16. QFN-32 PCB Land Pattern Dimensions

Dimension	Min	Max		Dimension	Min	Max
C1	4.80	4.90		X2	3.20	3.40
C2	4.80	4.90		Y1	0.75	0.85
E	0.50	BSC		Y2	3.20	3.40
X1	0.20	0.30		· · · ·		1
 This La Solder Mask D All meta 	nd Pattern Desig esign al pads are to be	n is based on the	e IP() unless otherwise C-7351 guidelines ined (NSMD). Cle num, all the way a	arance betwee	
to assu 5. The ste 6. The rati	re good solder pa ncil thickness sh o of stencil apert	aste release. ould be 0.125 m ure to land pad s	n (5 size	ed stencil with tra mils). should be 1:1 for 2 mm pitch should	all perimeter pa	ads.
	lean, Type-3 solo	ler paste is recor reflow profile is p		ended. ne JEDEC/IPC J-8	STD-020 specif	ication for Smal





5. Audio (I2S and I2C) Interfaces

The I2C interface configures the DAC to output sound and the I2S interface provides the digital audio stream to the DAC. In addition to full-featured off the shelf functionality, the CP2114 can be customized in two ways; via one-time programmable ROM configuration and a real-time API.

5.1. One-Time Programmable ROM Configuration Programming

The CP2114 has 5.5kB of on board one-time programmable ROM available to store up to 29 different custom configurations. Three of the 32 slots are preprogrammed configurations. The configurations can be selected as boot configurations and will automatically configure the CP2114 and the I2C connected DAC when the CP2114 is powered on. Alternatively the custom configurations can be assigned to a DAC select pin selection. The boot configuration is then selected by pin-strapping the DAC select pins. Silicon Labs provides a PC GUI application to program the configuration to the CP2114 one-time programmable ROM. The CP2114 can be programmed on a production line or a configuration file can be provided to Silicon Labs and pre-programmed parts can be supplied directly by Silicon Labs.

5.2. Real-Time Programming

The CP2114 presents the host with a USB HID interface which can be used to send messages directly to the CP2114 for internal configuration or directly to the DAC over the I2C interface. This provides real-time configuration changes to the CP2114 and DAC via host program control. In addition, the USB HID pipe can be used to write and read to the CP2114 GPIO pins as desired.

5.3. CP2114 I2S and Left-Justified Digital Audio

The CP2114 supports "I2S" and "Left Justified" digital audio formats. Note that the difference in the two modes is that for the I2S format, the MSB of the data streams (SDOUT and SDIN) are delayed by one clock (SCK) cycle after the channel clock (LRCK) transitions as compared to the Left Justified format. The digital audio format can be configured in the CP2114 one-time programmable ROM. Figure 8 shows the signals in I2S format, and Figure 9 shows the signals in Left Justified format.




Figure 8. I2S Format



MCLK	
LRCK	Left Channel
SCK	
SDOUT	MSB -1 -2 -3 /// +2 +1 LSB //// MSB -1 -2 -3 /// +2 +1 LSB ////////////////////////////////////
SDIN	MSB -1 -2 -3 // +2 +1 LSB //// MSB -1 -2 -3 /// +2 +1 LSB ////////////////////////////////////

Figure 9. Left-Justified Format

MCLK: Master Clock. This is a high frequency clock to the DAC used for the Digital to Analog conversion process within the DAC. This clock will be a multiple of the LRCK going to the DAC. Typically MCLK = 250*LRCK or MCLK=256*LRCK.

LRCK: Left-Right Clock. This is used to synchronize the DAC audio data word timing with the CP2114 audio data word timing (i.e. edges are used to synchronize the beginning of the left and right audio samples).

SCK: Bit Synchronization Clock (also called BCLK). This provides a timing signal used by the DAC to latch the audio output data bits on SDOUT and assert the audio input data bits on SDIN.

SDOUT: Audio-out data stream going to the DAC.

SDIN: Audio-in data stream coming from the DAC.

Note: MCLK, LRCK, SCK and SDOUT are driven by the CP2114. SDIN is driven by the DAC.

The CP2114 supports only 48 kHz, 16 bit digital audio. This is typically not an issue for source USB audio as the device capabilities are reported to the host and any sample rate conversion (for say 44.1 kHz audio) is done automatically by the host. Some DACs however may require 24 bit digital audio data on the I2S data stream. In this case, the CP2114 will send the useful 16 bit audio to the DAC on SDOUT in the most significant 16 Bits and pad the remaining 8 bits of data with 0s. Likewise the CP2114 will read the MSB 16 bits of data on DIN and throw out the LSB 8 bits from SDIN. The CP2114 can be configured in 16 bit or 24 bit mode via a configuration option in the CP2114 one-time programmable ROM.

5.4. USB and Digital Audio Clock Requirements

The CP2114 supports a number of clock configurations allowing support for a variety of DACs and associated clocking options to optimize cost and quality. The two clocks of consideration are:

USB Clock: Full speed USB requires devices have a 12 MHz clock with tolerance of $\pm 0.25\%$. This means the USB device (CP2114) must maintain its USB clock in the range of 11.97 MHz < USB Clock < 12.03 MHz. This range is supported by the CP2114 which also has built-in USB clock recovery. However, it does have implications on the audio DAC.

Digital Audio Clock (MCLK): DACs typically require that MCLK must be a multiple of LRCK, and this multiple is typically required to be 250 or 256 (or some sub or super multiple of these values). Given an audio sample rate of LRCK = 48 kHz, the resulting MCLK requirement is shown in Equation 1 or Equation 2.

 $MCLK = 250 \times 48 \text{ kHz} = 12.000 \text{ MHz}$

Equation 1. Digital Audio Clock (MCLK) Frequency for a Multiple of 250

$MCLK = 256 \times 48 \text{ kHz} = 12.288 \text{ MHz}$

Equation 2. Digital Audio Clock (MCLK) Frequency for a Multiple of 256



A DAC accepting a multiple of 250 is thus compatible with USB clock requirements, whereas a DAC requiring a 256 multiple is fundamentally incompatible with USB clock requirements. In this case, generally one clock is needed for USB and another clock is needed for audio. The CP2114 supports a variety of configurations to address this issue and is covered in Section 5.6.

5.5. USB Audio Synchronization Modes

The USB standard defines synchronization relative to source and sinks. For audio-out, the host is the source and the device is the sink. For audio-in, the device is the source and the host is the sink. USB defines modes which govern the operation of sources and sinks according to the following table. The CP2114 supports asynchronous and synchronous modes.

Mode	Source	Sink
Asynchronous	Free running clock Provides implicit feedforward to the sink	Free running clock Provides explicit feedback to the source
Synchronous	Clock locked to USB SOF Uses implicit feedback	Clock locked to the USB SOF Uses implicit feedback
Adaptive	Clock locked to sink Uses explicit feedback	Clock locked to the data flow Uses implicit feedback

Table 17. USB Audio Synchronization Modes

Notes:

1. Implicit feedforward means the recipient determines the next data input size according to the current input size (i.e. if 48 samples were sent in the current frame then expect the same number in the next frame).

2. Explicit feedback means the recipient of the feedback will receive an explicit request for the number of samples to send in the next frame.



5.6. CP2114 Clock Configuration

The CP2114 always reports its capabilities to the USB host at a sample rate of 48 kHz and sample size of 16 bits. For source audio files differing from this format the USB host will automatically perform sample rate conversion. The CP2114 has the following configuration options:

Configuration Parameter	Opt	ions
Stream Type	Asynchronous Synchronous	
USB Clock Source	Internal	External
System Clock Source	Internal	External
System Clock Frequency	48 MHz	49.152 MHz
MCLK/LRCK Ratio	250	256

Table 18. Clock Configuration Options

Table 19 shows all possible clock configuration settings for the CP2114. The CP2114 divides the USB source clock by 4 so a clock of 48MHz provides the 12 MHz clock needed for USB. The CP2114 divides the system clock by 4 to derive MCLK. So a 48 MHz system clock will generate MCLK=12 MHz. If the CP2114 is configured to operate in Asynchronous mode, it will automatically use explicit feedback to the host. If it is configured for Synchronous mode, then the sample synchronization method is noted in the table. There are a number of invalid clocking configurations that result from either the USB clock not resulting in 12 MHz or the MCLK/LRCK not being an integer divisor. Operating in asynchronous mode is recommended because it best accommodates any mismatch in host/CP2114 clocks. Operating in synchronous mode requires the CP2114 to adjust its internal oscillator to match the host sample rate, or to periodically drop or repeat an audio sample if SYSCLK is driven by an External Clock.

Table 19	Valid	Clock	Configuration	Modes
----------	-------	-------	---------------	-------

Mode	USB Clock (USBCLK) Source	System Clock (SYSCLK) Source	Int Freq (MHz)	MCLK/ LRCK Ratio	Ext Osc Freq (MHz)	Notes
1	Int	Int	48	250	NA	 Lowest cost - no external clock required DAC must support 12.0 MHz MCLK Sync mode: IntOsc adjusted to accommodate clock mismatch
2	Int	Ext	48	256	49.152	 Async mode: best audio quality Sync mode: must drop/repeat samples to accommodate clock mismatch
3	Ext	Int	48 49.152	250 256	48	 IntOsc frequency dictated by DAC MCLK/ LRCK ratio Sync mode: IntOsc adjusted to accommodate clock mismatch
4	Ext	Ext	48	250	48	 DAC must support 12.0 MHz MCLK Async mode: best audio quality Sync mode: must drop/repeat samples to accommodate clock mismatch



CP2114

Figure 10 shows the clocking scheme, with the configurable options shown in darker boxes.

- The USB clock frequency must always be 12MHz whether using the internal or an external oscillator.
- MCLK is SYSCLK/4 and so will be 12MHz or 12.288MHz (as determined by the DAC clock requirement).
- LRCK is MCLK divided by 250 or 256 in order to get the correct 48 kHz sample rate conversion.
 - For MCLK = 12.288 MHz, the LRCK divisor must be 256.
 - For MCLK = 12.000 MHz, the LRCK divisor must be 250.
- LRCK gates SCK and SCK is driven at SYSCLK / 14.
- SCK is the clock for SDOUT and SDIN.




Figure 10. Clock Configuration Block Diagram

The particular setting for configuration 1 (USB and SYSCLK = internal frequency of 48 MHz, MCLK/LRCK divisor = 250) is shown in Figure 11.




Figure 11. Configuration 1 Example



6. USB Function Controller and Transceiver

The Universal Serial Bus (USB) function controller in the CP2114 is a USB 2.0 compliant full-speed device with integrated transceiver and on-chip matching and pullup resistors. The USB function controller manages all control, audio, and UART transfers between the USB and the CP2114. The USB Suspend and Resume modes are supported for power management of both the CP2114 device as well as external circuitry. The CP2114 will enter Suspend mode when Suspend signaling is detected on the bus. On entering Suspend mode, the Suspend signals are also asserted after a CP2114 reset until device configuration during USB enumeration is complete. The SUSPEND pin is logic high when the device is in the SUSPEND pin.

The CP2114 exits Suspend mode when any of the following occur: Resume signaling is detected or generated, a USB Reset signal is detected, or a device reset occurs. SUSPEND and SUSPEND are weakly pulled to VIO in a high impedance state during a CP2114 reset. If this behavior is undesirable, a strong pulldown (10 k Ω) can be used to ensure SUSPEND remains low during reset.

The logic level and output mode (push-pull or open-drain) of various pins during USB Suspend is configurable in the PROM. See Section 9 for more information.

7. Asynchronous Serial Data Bus (UART) Interfaces

The UART interface consists of the TX (transmit) and RX (receive) data signals as well as RTS (ready to send) and CTS (clear to send) flow control signals. The UART is programmable to support a variety of data formats and baud rates. The data formats and baud rates available are listed in Table 20.

Data Bits	5, 6, 7, and 8			
Stop Bits 1, 1.5 ¹ , and 2				
Parity Type None, Even, Odd, Mark, Space				
Baud Rate	300 bps to 1 Mbps ^{2, 3, 4, 5}			
 Notes: 1.5 stop bits only available when using 5 data bits. Baud rates above 500,000 baud are not supported with 5 or 6 data bits Max of 500 kBaud with flow control, audio playback only Max of 230 kBaud with flow control, audio playback and listening With flow control, audio can support higher baud rates, but throughput is greatly reduced. 				

Table 20. Data Formats and Baud Rates

The baud rate generator for the UART interface is very flexible, allowing the user to request any baud rate in the range from 300 bps to 1 Mbps. If the baud rate cannot be directly generated from the 48 MHz oscillator, the device will choose the closest possible option. The actual baud rate is dictated by Equation 3 and Equation 4.

Clock Divider = $\frac{48 \text{ MHz}}{2 \times \text{Prescale} \times \text{Requested Baud Rate}}$	Prescale = 4 if Requested Baud Rate ≤ 300 bps Prescale = 1 if Requested Baud Rate > 300 bps					
Equation 3. Clock Divider Calculation						
Actual Baud Rate = $\frac{48 \text{ MHz}}{2 \times \text{Prescale} \times \text{Clock Divider}}$	Prescale = 4 if Requested Baud Rate \leq 300 bps Prescale = 1 if Requested Baud Rate $>$ 300 bps					

Equation 4. Baud Rate Calculation

Most baud rates can be generated with an error of less than 1.0%. A general rule of thumb for the majority of UART applications is to limit the baud rate error on both the transmitter and the receiver to no more than $\pm 2\%$. The clock



divider value obtained in Equation 3 is rounded to the nearest integer, which may produce an error source. Another error source will be the 48 MHz oscillator, which is accurate to $\pm 0.25\%$. Knowing the actual and requested baud rates, the total baud rate error can be found using Equation 5.

Baud Rate Error (%) = $100 \times \left(1 - \frac{\text{Actual Baud Rate}}{\text{Requested Baud Rate}}\right) \pm 0.25\%$

Equation 5. Baud Rate Error Calculation

The UART also supports the transmission of a line break. The length of time for a line break is programmable from 1 to 125 ms, or it can be set to transmit indefinitely until a stop command is sent from the application.

8. GPIO Pins

The CP2114 supports twelve user-configurable GPIO pins. Each of these GPIO pins are usable as inputs, opendrain outputs, or push-pull outputs. All of the pins have alternate functions which are listed in Table 21. To use the pin as a GPIO, the pin must first be configured for that mode. More information regarding the configuration and usage of these pins is available in "AN721: CP210x/CP21xx Device Customization Guide" available on the Silicon Labs website. The configuration of the pins is one-time programmable for each device. See Section 9 for more information about programming the GPIO pin functionality.

Pin	Default Function	Alternate Function 1 (GPIO Function)	Alternate Function 2
GPIO.0_RMUTE	Record Mute	GPIO.0	
GPIO.1_PMUTE	Playback Mute	GPIO.1	
GPIO.2_VOL-	Volume Down	GPIO.2	
GPIO.3_VOL+	Volume Up	GPIO.3	
GPIO.4_RMUTELED	Record Mute LED	GPIO.4	
GPIO.5_TXT_DACSEL0	DAC Selector 0	GPIO.5	TX Toggle
GPIO.6_RXT_DACSEL1	DAC Selector 1	GPIO.6	RX Toggle
GPIO.7_RTS_DACSEL2	DAC Selector 2	GPIO.7	UART RTS
GPIO.8_CTS_DACSEL3 DAC Selector 3		GPIO.8	UART CTS
GPIO.9_CLKOUT	GPIO.9_CLKOUT Clock Output		
GPIO.10_TX	UART TX	GPIO.10	
GPIO.11_RX UART RX		GPIO.11	

Table 21. GPIO Alternate Functions

The difference between an open-drain output and a push-pull output is when the GPIO output is driven to logic high. A logic high, open-drain output pulls the pin to the VIO rail through an internal, pull-up resistor. A logic high, push-pull output directly connects the pin to the VIO voltage. Open-drain outputs are typically used when interfacing to logic at a higher voltage than the VIO pin. These pins can be safely pulled to the higher, external voltage through an external pull-up resistor. The maximum external pull-up voltage is 5 V.

The speed of reading and writing the GPIO pins is subject to the timing of the USB bus. GPIO pins configured as inputs or outputs are not recommended for real-time signalling.



8.1. GPIO.0-4—Audio Playback and Record

The CP2114 includes several audio playback and record signals, such as volume increase, volume decrease, playback mute, and record mute. When connected over USB, the CP2114 can control the host volume settings with these pins via the standard USB HID Consumer Control Interface. On the CP2114 evaluation board, these pins are all connected to buttons. Single-pressing the volume increase (GPIO.3_VOL+) and volume decrease (GPIO.2_VOL-) buttons will increase or decrease the volume; holding the button will continue increasing or decreasing the volume. If playback is muted, changing the volume with either of these buttons will unmute playback. In addition, there are two mute functions implemented as well. Single-pressing the record mute (GPIO.0_RMUTE) and the playback mute (GPIO.1_PMUTE) buttons will toggle between mute and unmute states. When record is muted, the signal GPIO.4_RMUTELED will be driven low (and illuminate an LED on the evaluation board).

8.2. GPIO.5-8—DAC Selection

The state of GPIO.5 through GPIO.8 specify which DAC configuration will be loaded after reset. By default, GPIO.5, GPIO.6, GPIO.7, and GPIO.8 are all configured for the DAC selection function (Alternate Function 1). If the four GPIO.5 through GPIO.8 pins are all configured as DAC Select inputs (their default configuration), the state of these pins specifies which DAC configuration will be loaded after reset (see Table 22). The boot DAC configuration specified by the one-time programmable ROM will be used if the state of these DAC Select pins is 1110b (Index 14), or if any of the four GPIO.5-8 pins have been configured to something other than DAC Select. The No DAC configuration option (1111b, i.e. Index 15) should be used when bringing up a new DAC. Using this configuration, DAC configuration text files can be written to RAM and tested until the DAC configuration string is finalized. At that point, the configuration string can be programmed into the one-time programmable ROM. DAC selection pin mapping is shown in Table 22.

Index	GPIO.8	GPIO.7	GPIO.6	GPIO.5	Boot DAC configuration	
	DACSEL3	DACSEL2	DACSEL1	DACSEL0		
0	0	0	0	0	Config[0]: CS42L55	
1	0	0	0	1	1 Config[1]: WM8523	
2	0	0	1	0	Config[2]: PCM1774	
3	0	0	1	1		
4	0	1	0	0	User-programmed DAC configurations	
5	0	1	0	1		
6	0	1	1	0		
7	0	1	1	1		
8	1	0	0	0		
9	1	0	0	1		
10	1	0	1	0		
11	1	0	1	1		
12	1	1	0	0		
13	1	1	0	1		
14	1	1	1	0	Boot DAC configuration is specified by the one- time programmable ROM	
15	1	1	1	1	No DAC configuration	

Table 22. DAC Selection Pin Mapping

