

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# Low-power / Low-voltage Precision Amplifier

#### **Features**

- Low Offset:
  - $-10 \mu V$  Typ.
- Low Drift:
  - $-~0.05~\mu\text{V}/^{\circ}\text{C}$  Max.
- □ Low Noise:
  - 22 nV/√Hz
- □ Open-loop Voltage Gain:
  - 135 dB Typ.
- □ Rail-to-Rail Inputs
- □ Rail-to-Rail Output Swing
  - to within 20 mV of supply voltage
- 1.0 mA Supply Current
- □ Slew rate:
  - 0.25 V/μs


## **Applications**

- ☐ Thermocouple/Thermopile Amplifiers
- Load Cell and Bridge Transducer Amplifiers
- □ Precision Instrumentation
- Battery-powered Systems


### **Description**


The CS3004 dual amplifier is designed for precision amplification of low-level signals. These amplifiers achieve excellent offset stability, high open loop gain, and low noise. The devices also exhibit excellent CMRR and PSRR. The common mode input range includes the supply rails. The amplifiers operate with any supply voltage from 2.7 V to 5 V ( $\pm 1.35$  V to  $\pm 2.50$  V).

## **Pin Configurations**



- 1. Must not be connected.
- 2. Connect thermal die pad to V-.





0.01 Hz to 10 Hz Noise Performance



#### **TABLE OF CONTENTS**

1. CHAF	RACTERISTICS AND SPECIFICATIONS	3
1.1 5	V Electrical Characteristics	3
1.2 3	V Electrical Characteristics	4
1.3 A	bsolute Maximum Ratings	5
	CAL PERFORMANCE PLOTS	
3. PACK	(AGE DRAWINGS	6
	ERING INFORMATION	
5. ENVII	RONMENTAL, MANUFACTURING, & HANDLING INFORMATION	8
	011000	
LIST OF FI	GURES	
Figure 1.	Noise vs. Frequency (Measured)	.5
Figure 2.	0.01 Hz to 10 Hz Noise	
Figure 3.	Gain & Phase vs. Frequency (2.7 V)	.5
Figure 4.	Gain & Phase vs. Frequency (5 V)	.5
Figure 5.	Supply Current vs. Supply Voltage	

Supply Current vs. Temperature ......5

#### **Contacting Cirrus Logic Support**

For all product questions and inquiries contact a Cirrus Logic Sales Representative. To find one nearest you go to <a href="http://www.cirrus.com">http://www.cirrus.com</a>

#### IMPORTANT NOTICE

Figure 6.

Figure 7.

Figure 8.

Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN AIRCRAFT SYSTEMS, MILITARY APPLICATIONS, PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.



## 1. CHARACTERISTICS AND SPECIFICATIONS

#### 1.1 5 V Electrical Characteristics

V+ = +5 V,  $\pm$ 5%; V- = 0V; VCM = 2.5 V; Unless otherwise noted,  $T_A$  = 25° C (See Note 1).

Parameter		Min	Тур	Max	Unit
Input Offset Voltage (Note 2	•	-	±10	±20	μV
Average Input Offset Drift (Note 2	•	-	±0.01	±0.05	μV/°C
Input Bias Current		-	±170	±250	pА
	•	-	ı	±1.5	nA
Input Offset Current		-	±340	±500	pА
	•	-	-	±3.0	nA
Input Noise Voltage Density $R_S = 100 \Omega$ , $f_0 = 1 Hz$	_	-	22	-	nV/√ <u>Hz</u>
$R_{S} = 100 \Omega$ , $f_{0} = 1 \text{ kHz}$	2	-	22	-	nV/√Hz
Input Noise Voltage 0.1 to 10 Hz	7	-	460	-	nV <sub>p-p</sub>
Input Noise Current Density $f_0 = 1 \text{ Hz}$	Z	-	100	-	fA/√Hz
Input Noise Current 0.1 to 10 Hz	2	-	1.9	-	pA <sub>p-p</sub>
Input Voltage Range (Note 2	•	V-	-	V+	V
Common Mode Rejection Ratio (dc)	•	105	120	-	dB
Power Supply Rejection Ratio	•	100	120	-	dB
Large Signal Voltage Gain		-	145	-	dB
(Note 3) $R_L = 2 k\Omega \text{ to V+/2}$	•	112	135	-	dB
Output Voltage Swing $R_L = 2 k\Omega$ to V+/2			-	(V- + 200)	mV
(Note 4) $R_L = 100 \text{ k}\Omega$ to V+/2	2	(V+ – 20)	-	(V- + 20)	mV
Slew Rate $R_L = 2 \text{ k}, 100 \text{ pF}$	=	-	0.25	-	V/µs
Overload Recovery Time		-	40	-	μs
Supply Current	•	-	1.0	1.25	mA
Oscillator Frequency		-	125	-	kHz
Input Capacitance Differentia		-	1.5	-	pF
Common Mode	)	-	10	-	pF

Notes: 1. Symbol "•" denotes specification applies over -40 to +125  $^{\circ}$  C.

- 2. This parameter is guaranteed by design and/or laboratory characterization.
- 3. Guaranteed within the output limits of  $(V+-0.2\ V)$  to  $(V-+0.2\ V)$ .
- 4. Specifies the worst case drive voltage relative to the supply rail under stated load conditions.



### 1.2 3 V Electrical Characteristics

V+ = +3 V,  $\pm 10\%$ ; V- = 0V; VCM = 1.5 V; Unless otherwise noted,  $T_A$  = 25° C (See Note 5).

Parameter			Min	Тур	Max	Unit
Input Offset Voltage	(Note 6)	•	-	±10	±20	μV
Average Input Offset Drift	(Note 6)	•	-	±0.01	±0.05	μV/°C
Input Bias Current			-	±110	±150	pА
		•	-	-	±1.0	nA
Input Offset Current			-	±220	±300	pA
		•	-	-	±2.0	nA
1	$Ω$ , $f_0 = 1 Hz$		-	22	-	$\text{nV}/\sqrt{\text{Hz}}$
R <sub>S</sub> = 100	$\Omega$ , $f_0 = 1 \text{ kHz}$		-	22	-	nV/√Hz
Input Noise Voltage	0.1 to 10 Hz		-	460	-	nV <sub>p-p</sub>
Input Noise Current Density	f <sub>0</sub> = 1 Hz		-	100	-	fA/√Hz
Input Noise Current	0.1 to 10 Hz		-	1.9	-	pA <sub>p-p</sub>
Input Voltage Range	(Note 6)	•	V-	-	V+	V
Common Mode Rejection Ratio (dc)		•	105	120	-	dB
Power Supply Rejection Ratio		•	100	120	-	dB
Large Signal Voltage Gain			-	145	-	dB
(Note 7) R <sub>L</sub> =	2 kΩ to V+/2	•	112	135	-	dB
	2 kΩ to V+/2	•	(V+ – 200)	-	(V- + 200)	mV
(Note 8) $R_L = 10$	0 kΩ to V+/2		(V+ – 20)	-	(V- + 20)	mV
Slew Rate R <sub>L</sub> :	= 2 k, 100 pF		-	0.25	-	V/µs
Overload Recovery Time			-	40	-	μs
Supply Current		•	-	1.0	1.25	mA
Oscillator Frequency			-	125	-	kHz
Input Capacitance	Differential		-	1.5	-	pF
Co	mmon Mode		-	10	-	pF

Notes: 5. Symbol "•" denotes specification applies over -40 to +125  $^{\circ}$  C.

- 6. This parameter is guaranteed by design and laboratory characterization.
- 7. Guaranteed within the output limits of (V+ 0.2 V) to (V- + 0.2 V).
- 8. Specifies the worst case drive voltage relative to the supply rail under stated load conditions.



### 1.3 Absolute Maximum Ratings

Parameter	Min	Тур	Max	Unit
Supply Voltage [(V+) – (V-)]	2.7	-	5.5	V
Input Voltage	(V-) - (0.3)	-	(V+) + (0.3)	V
Storage Temperature Range	-65	-	+150	°C

### 2. TYPICAL PERFORMANCE PLOTS




Figure 1. Noise vs. Frequency (Measured)




Figure 2. 0.01 Hz to 10 Hz Noise




Figure 3. Gain & Phase vs. Frequency (2.7 V)




Figure 4. Gain & Phase vs. Frequency (5 V)




Figure 5. Supply Current vs. Supply Voltage





Figure 6. Supply Current vs. Temperature



# **Typical Performance Plots (Cont.)**







Figure 7. Voltage Swing vs. Output Current (2.7 V)

Figure 8. Voltage Swing vs. Output Current (5 V)

# 3. PACKAGE DRAWINGS

# **8L SOIC (150 MIL BODY) PACKAGE DRAWING**




	INC	HES	MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.053	0.069	1.35	1.75
A1	0.004	0.010	0.10	0.25
В	0.013	0.020	0.33	0.51
С	0.007	0.010	0.19	0.25
D	0.189	0.197	4.80	5.00
E	0.150	0.157	3.80	4.00
е	0.040	0.060	1.02	1.52
Н	0.228	0.244	5.80	6.20
Ĺ	0.016	0.050	0.40	1.27
∞	0°	8°	0°	8°

JEDEC #: MS-012



# 8L QFN (4 mm X 4 mm) PACKAGE DRAWING





## 4. ORDERING INFORMATION

Part #	Temperature Range	Package Description
CS3014-FS	-40 °C to +125 °C	8-lead SOIC
CS3014-FSZ	-40 °C to +125 °C	8-lead SOIC, Lead Free
CS3014-FNZ*	-40 °C to +125 °C	8-lead QFN, Lead Free

<sup>\*</sup> Connect thermal die pad to V-.

# 5. ENVIRONMENTAL, MANUFACTURING, & HANDLING INFORMATION

Model Number	Peak Reflow Temp	MSL Rating*	Max Floor Life
CS3014-FS	240 °C		
CS3014-FSZ	260 °C	2	365 Days
CS3014-FNZ	200 C		

<sup>\*</sup> MSL (Moisture Sensitivity Level) as specified by IPC/JEDEC J-STD-020.

# 6. REVISION HISTORY

Revision	Date	Changes
A1	FEB 2007	First public release.
F1	AUG 2007	Updated to "Final" per QPL process.