



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



10-In, 6-Out, 2 Vrms Audio CODEC


D/A Features

- ◆ Dual 24-bit Stereo DACs
- ◆ Multi-bit Delta-Sigma Modulator
- ◆ 100 dB Dynamic Range (A-Wtd)
- ◆ -90 dB THD+N
- ◆ Integrated Line Driver
 - 2 Vrms Output
 - Single-Ended Outputs
- ◆ Up to 96 kHz Sampling Rates
- ◆ Stereo 7:1 Output Multiplexer
- ◆ Volume Control with Soft Ramp
 - 0.5 dB Step Size
 - Zero Crossing Click-Free Transitions
- ◆ Selectable Serial Audio Interface Formats
 - Left- or Right-Justified, Up to 24-bit
 - I²S Up to 24-bit
- ◆ Selectable 50/15 μs De-Emphasis
- ◆ Internal Analog Mute
- ◆ Control Output for External Muting
- ◆ Popguard® Technology

A/D Features

- ◆ Multi-bit Delta-Sigma Modulator
- ◆ 24-bit Conversion
- ◆ Up to 96 kHz Sampling Rates
- ◆ 95 dB Dynamic Range (A-Wtd)
- ◆ -88 dB THD+N
- ◆ Stereo 5:1 Input Multiplexer
- ◆ Digital Volume Control with Soft Ramp
 - 0.5 dB Step Size
- ◆ Selectable Serial Audio Interface Formats
 - Left-Justified
 - I²S
- ◆ High-Pass Filter or DC Offset Calibration

See [System Features](#), [General Description](#), and Ordering information on [page 2](#).



System Features

- ◆ Direct Interface with 1.8 V to 3.3 V Logic Levels
- ◆ Supports Asynchronous Serial Port Operation
 - Two Independent Clock Domains
 - ADC, DAC1, and DAC2 can be Independently Assigned to the Two Clock Domains
 - Each Serial Port Supports Master or Slave Operation
- ◆ Internal Digital Loopback
- ◆ +3.3 V Analog Power Supply
- ◆ +3.3 V Digital Power Supply
- ◆ +9 V to +12 V High-Voltage Power Supply
- ◆ Hardware or Software Mode Configuration
 - Supports I²C® and SPI™ Software Interface

General Description

The CS42324 is a highly integrated stereo audio CODEC. The CS42324 performs stereo analog-to-digital (A/D) and up to four channels of digital-to-analog (D/A) conversion of up to 24-bit serial values at sample rates up to 96 kHz.

A 5:1 stereo input multiplexer is included for selecting between line-level inputs. The output of the input multiplexer is followed by an advanced 3rd-order, multi-bit delta-sigma modulator and digital filtering/decimation. Sampled data is transmitted by the serial audio interface at rates from 4 kHz to 96 kHz, in either Slave or Master Mode.

The D/A converter is based on a 5th-order multi-bit delta-sigma modulator with an ultra-linear low-pass filter and offers a volume control that operates with a 0.5 dB step size. It incorporates selectable soft ramp and zero crossing transition functions to eliminate clicks and pops.

An integrated 7:1 stereo output multiplexer on each of the three stereo 2 V_{rms} line-level outputs is used to select any of the 5 stereo analog inputs, for analog bypass support, or the outputs of the 2 internal DACs. Each 2 V_{rms} output can be muted with the selectable analog mute function.

Standard 50/15 μs de-emphasis is available for a 44.1 kHz sample rate for compatibility with digital audio programs mastered using the 50/15 μs pre-emphasis technique.

Integrated digital level translators allow easy interfacing between the CS42324 and other devices operating over a wide range of logic levels.

The CS42324 is available in a 48-pin LQFP package in Commercial (-40°C to +85°C) and Automotive (-40°C to +105°C) grades. The CDB42324 Customer Demonstration board is also available for device evaluation and implementation suggestions. Please refer to [“Ordering information” on page 71](#) for complete details.

TABLE OF CONTENTS

1. PIN DESCRIPTIONS	8
1.1 Software Mode	8
1.2 Hardware Mode	10
1.3 Digital I/O Pin Characteristics	12
2. CHARACTERISTICS AND SPECIFICATIONS	13
RECOMMENDED OPERATING CONDITIONS	13
ABSOLUTE MAXIMUM RATINGS	13
DAC ANALOG CHARACTERISTICS - COMMERCIAL (-CQZ)	14
DAC ANALOG CHARACTERISTICS - AUTOMOTIVE (-DQZ)	15
DAC COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE	16
ADC ANALOG CHARACTERISTICS - COMMERCIAL (-CQZ)	17
ADC ANALOG CHARACTERISTICS - AUTOMOTIVE (-DQZ)	18
ADC DIGITAL FILTER CHARACTERISTICS	19
ANALOG PASS-THRU CHARACTERISTICS	20
DC ELECTRICAL CHARACTERISTICS	21
DIGITAL INTERFACE CHARACTERISTICS	21
SWITCHING CHARACTERISTICS - SERIAL AUDIO	22
SWITCHING CHARACTERISTICS - SERIAL AUDIO (CONT.)	23
SWITCHING CHARACTERISTICS - SOFTWARE MODE - I ² C FORMAT	24
SWITCHING CHARACTERISTICS - SOFTWARE MODE - SPI FORMAT	25
3. TYPICAL CONNECTION DIAGRAMS	26
4. APPLICATIONS	28
4.1 System Clocking	28
4.1.1 Master Clock	28
4.1.2 Synchronous / Asynchronous Mode	29
4.2 Serial Port Operation	29
4.2.1 Master Mode	30
4.2.2 Slave Mode	30
4.2.3 ADC, DAC1, and DAC2 clock selection	31
4.2.4 High-Impedance Digital Output	31
4.2.5 Digital Interface Formats	32
4.2.6 Synchronization of Multiple Devices	32
4.3 Analog-to-Digital Data Path	33
4.3.1 ADC Analog Input Multiplexer	33
4.3.2 ADC Description	33
4.3.3 High-Pass Filter and DC Offset Calibration	34
4.3.4 Digital Attenuation Control	34
4.4 Digital-to-Analog Data Path	34
4.4.1 Digital Volume Control	34
4.4.2 Mono Channel Mixer	34
4.4.3 De-Emphasis Filter	35
4.4.4 Internal Digital Loopback	35
4.4.5 DAC Description	35
4.4.6 Analog Output Multiplexer	36
4.4.7 Output Transient Control	36
4.4.8 Mute Control	37
4.5 Initialization	37
4.5.1 Determining Hardware or Software Mode	37
4.5.2 Hardware Mode Start-Up	37
4.5.3 Software Mode Start-Up	38
4.5.4 Initialization Flow Chart	39
4.6 Device Control	40

4.6.1 Hardware Mode	40
4.6.2 Software Mode - I ² C Control Port	41
4.6.3 Software Mode - SPI Control Port	42
4.6.4 Memory Address Pointer (MAP)	43
4.7 Interrupts and Overflow	43
5. REGISTER QUICK REFERENCE	44
6. REGISTER DESCRIPTION	46
6.1 Device I.D. and Revision Register (Address 00h) (Read Only)	46
6.1.1 Device I.D. (Read Only)	46
6.1.2 Chip Revision (Read Only)	46
6.2 Mute Control (Address 01h)	46
6.2.1 System MCLK Source	46
6.2.2 Mute DAC2 Left-Channel	46
6.2.3 Mute DAC2 Right-Channel	47
6.2.4 Mute DAC1 Left-Channel	47
6.2.5 Mute DAC1 Right-Channel	47
6.2.6 Mute ADC Left-Channel	47
6.2.7 Mute ADC Right-Channel	47
6.3 Operational Control (Address 02h)	47
6.3.1 Global Power-Down	47
6.3.2 INT Pin High/Low Active (INT_H/L)	48
6.3.3 Freeze	48
6.3.4 Tri-State SDOOUT	48
6.3.5 Tri-State Serial Port 1	48
6.3.6 Tri-State Serial Port 2	49
6.4 Serial Port 1 Control (Address 03h)	49
6.4.1 Serial Port 1 Master/Slave Select	49
6.4.2 Serial Port 1 Speed Mode	49
6.4.3 MCLK1 Divider	49
6.4.4 Serial Port 1 MCLK source	49
6.5 Serial Port 2 Control (Address 04h)	50
6.5.1 Serial Port 2 Master/Slave Select	50
6.5.2 Serial Port 2 Speed Mode	50
6.5.3 MCLK2 Divider	50
6.5.4 Serial Port 2 MCLK Source	50
6.6 ADC Clocking (Address 06h)	50
6.6.1 ADC MCLK Source	50
6.6.2 ADC Serial Port Source	51
6.6.3 ADC Digital Interface Format (ADC_DIF)	51
6.7 DAC1 Clocking (Address 07h)	51
6.7.1 DAC1 MCLK Source	51
6.7.2 DAC1 Serial Port Source	51
6.7.3 DAC1 Digital Interface Format (DAC1_DIF)	51
6.8 DAC2 Clocking (Address 08h)	52
6.8.1 DAC2 MCLK Source	52
6.8.2 DAC2 Serial Port Source	52
6.8.3 DAC2 Digital Interface Format (DAC2_DIF)	52
6.9 ADC Control (Address 0Ah)	52
6.9.1 ADC High-Pass Filter Freeze	52
6.9.2 ADC Soft Ramp Control	52
6.9.3 Analog Input Selection	53
6.10 DAC1 Control (Address 0Bh)	53
6.10.1 DAC1 De-Emphasis Control	53
6.10.2 DAC1 Single Volume Control	53

6.10.3 DAC1 Soft Ramp Control	53
6.10.4 DAC1 Zero Cross Control	54
6.10.5 DAC1 Loop-Back	54
6.10.6 DAC1 Invert Signal Polarity	54
6.10.7 DAC1 Channel Mixer	54
6.11 DAC2 Control (Address 0Ch)	55
6.11.1 DAC2 De-Emphasis Control	55
6.11.2 DAC2 Single Volume Control	55
6.11.3 DAC2 Soft Ramp Control	55
6.11.4 DAC2 Zero Cross Control	55
6.11.5 DAC2 Loop-Back	56
6.11.6 DAC2 Invert Signal Polarity	56
6.11.7 DAC2 Channel Mixer	56
6.12 AOUT1 Control (Address 0Dh)	56
6.12.1 External Mute Control Pin	56
6.12.2 AOUT1 Select	56
6.13 AOUT2 Control (Address 0Eh)	57
6.13.1 External Mute Control Pin	57
6.13.2 AOUT2 Select	57
6.14 AOUT3 Control (Address 0Fh)	57
6.14.1 External Mute Control Pin	57
6.14.2 AOUT3 Select	58
6.15 ADCx Volume Control: ADCA (Address 10h) & ADCB (Address 11h)	58
6.16 DAC1x Volume Control: DAC1A (Address 12h) & DAC1B (Address 13h)	58
6.17 DAC2x Volume Control: DAC1A (Address 14h) & DAC1B (Address 15h)	59
6.18 Interrupt Mode (Address 16h)	59
6.19 Interrupt Mask (Address 17h)	59
6.19.1 DAC2 Auto Mute Left Mask (DAC2_AMUTELM)	60
6.19.2 DAC2 Auto Mute Right Mask (DAC2_AMUTERM)	60
6.19.3 DAC1 Auto Mute Left Mask (DAC1_AMUTELM)	60
6.19.4 DAC1 Auto Mute Right Mask (DAC1_AMUTELM)	60
6.19.5 Serial Port 2 Clock Error Mask (SP2_CLKERRM)	60
6.19.6 Serial Port 1 Clock Error Mask (SP1_CLKERRM)	60
6.19.7 ADC Positive Overflow Mask (ADC_OVFLPM)	61
6.19.8 ADC Negative Overflow Mask (ADC_OVFLNM)	61
6.20 Interrupt Status (Address 18h) (Read Only)	61
6.20.1 DAC2 Auto Mute Left Interrupt Status (DAC2_AMUTEL)	61
6.20.2 DAC2 Auto Mute Right Interrupt Status (DAC2_AMUTER)	61
6.20.3 DAC1 Auto Mute Left Interrupt Status (DAC1_AMUTEL)	62
6.20.4 DAC1 Auto Mute Right Interrupt Status (DAC1_AMUTEL)	62
6.20.5 Serial Port 2 Clock Error Interrupt Status (SP2_CLKERR)	62
6.20.6 Serial Port 1 Clock Error Interrupt Status (SP1_CLKERR)	62
6.20.7 ADC Positive Overflow Interrupt Bit (ADC_OVFLP)	62
6.20.8 ADC Negative Overflow Interrupt Bit (ADC_OVFLN)	63
7. GROUNDING AND POWER SUPPLY DECOUPLING	64
8. ADC FILTER PLOTS	65
9. DAC DIGITAL FILTER RESPONSE PLOTS	67
10. PARAMETER DEFINITIONS	69
11. PACKAGE DIMENSIONS	70
THERMAL CHARACTERISTICS AND SPECIFICATIONS	70
12. ORDERING INFORMATION	71
13. REVISION HISTORY	71

LIST OF FIGURES

Figure 1. Equivalent Analog Output Load	16
Figure 2. Maximum Analog Output Loading	16
Figure 3. Serial Input Timing	22
Figure 4. Serial Output Timing	23
Figure 5. Software Mode Timing - I ² C Format	24
Figure 6. Software Mode Timing - SPI Mode	25
Figure 7. Typical Connection Diagram - Software Mode	26
Figure 8. Typical Connection Diagram - Hardware Mode	27
Figure 9. Serial Port Topology	29
Figure 10. Master Mode Clock Generation	30
Figure 11. Converter Clocking	31
Figure 12. Tri-State Serial Port	31
Figure 13. Left-Justified up to 24-Bit Data	32
Figure 14. I ² S up to 24-Bit Data	32
Figure 15. Right-Justified 16-Bit Data, Right-Justified 24-Bit Data	32
Figure 16. Analog Input Architecture	33
Figure 17. De-Emphasis Curve	35
Figure 18. Analog Output Architecture	36
Figure 19. Initialization Flow Chart	39
Figure 20. Software Mode Timing, I ² C Write	41
Figure 21. Software Mode Timing, I ² C Read	41
Figure 22. Software Mode Timing, SPI Mode	43
Figure 23. Single-Speed Mode Stopband Rejection	65
Figure 24. Single-Speed Mode Transition Band	65
Figure 25. Single-Speed Mode Transition Band (Detail)	65
Figure 26. Single-Speed Mode Passband Ripple	65
Figure 27. Double-Speed Mode Stopband Rejection	65
Figure 28. Double-Speed Mode Transition Band	65
Figure 29. Double-Speed Mode Transition Band (Detail)	66
Figure 30. Double-Speed Mode Passband Ripple	66
Figure 31. Single-Speed Stopband Rejection	67
Figure 32. Single-Speed Transition Band	67
Figure 33. Single-Speed Transition Band (detail)	67
Figure 34. Single-Speed Passband Ripple	67
Figure 35. Double-Speed Stopband Rejection	67
Figure 36. Double-Speed Transition Band	67
Figure 37. Double-Speed Transition Band (detail)	68
Figure 38. Double-Speed Passband Ripple	68
Figure 39. Quad-Speed Stopband Rejection	68
Figure 40. Quad-Speed Transition Band	68
Figure 41. Quad-Speed Transition Band (detail)	68
Figure 42. Quad-Speed Passband Ripple	68


LIST OF TABLES

Table 1. I/O Power Rails	12
Table 2. Speed Modes	28
Table 3. Single-Speed Mode Common Clock Frequencies	28
Table 4. Double-Speed Mode Common Clock Frequencies	28
Table 5. M1 and M0 Mode Pins in Hardware Mode	29
Table 6. Slave Mode SCLK/LRCK Ratios	30
Table 7. MCLKx to LRCKx Ratios	30
Table 8. Hardware Mode Interface Format Control	32

Table 9. Hardware Mode Feature Summary	40
Table 10. Freeze-able Bits	48

1. PIN DESCRIPTIONS


1.1 Software Mode



Pin Name	#	Pin Description
SDA/CDOUT	1	I²C Format SDA (Input/Output) - Acts as an input/output data pin. An external pull-up resistor is required for I ² C control port operation. SPI Format CDOUT (Output) - Acts as an output only data pin.
SCL/CCLK	2	I²C Format, SCL (Input) – Serial clock for the serial control port. An external pull-up resistor is required for I ² C control port operation. SPI Format, CCLK (Input) – Serial clock for the serial control port.
AD0/ $\overline{\text{CS}}$	3	I²C Format, AD0 (Input) - Forms the device address input AD[0]. SPI Format, CS (Input) - Acts as the active low chip select input.
AD1/CDIN	4	I²C Format, AD1 (Input) - Forms the device address input AD[1]. SPI Format, CDIN (Input) - Becomes the input data pin.
$\overline{\text{INT}}$	5	Interrupt (Output) - Indicates an interrupt condition has occurred.
FILT+	6	FILT+ (Output) - Full-scale reference voltage for ADC.
VCMADC	7	ADC Common-Mode Voltage (Output) - Filter connections for the ADC internal quiescent reference voltage.
GND	8	Analog Ground (Input) - Analog ground reference.
VA	9	Analog Power (Input) - Positive power for the internal analog section.
VBIAS	10	Bias Voltage (Output) - Positive reference voltage for the internal DAC.
$\overline{\text{MUTE C1}}$	11	Mute Control 1 (Output) - Active-low mute output can drive external circuitry to eliminate the clicks and pops associated with any single-rail output. This pin will become a high-impedance output during power-down mode or when an invalid MCLK to LRCK ratio is detected.

$\overline{\text{MUTE}}\text{C}2$	12	Mute Control 2 (Output) - Active-low mute output can drive external circuitry to eliminate the clicks and pops associated with any single-rail output. This pin will become a high-impedance output during power-down mode or when an invalid MCLK to LRCK ratio is detected.
$\overline{\text{MUTE}}\text{C}3$	13	Mute Control 3 (Output) - Active-low mute output can drive external circuitry to eliminate the clicks and pops associated with any single-rail output. This pin will become a high-impedance output during power-down mode or when an invalid MCLK to LRCK ratio is detected.
VCMBUF	14	VCMBUF (Output) - Internally buffered VCMDAC
VCMDAC	15	DAC Common-Mode Voltage (Output) - Filter connections for the DAC internal quiescent reference voltage.
VA_H	16 18	Analog High Voltage Power (Input) - Positive power for the internal output buffer section.
GNDH	17	Analog Ground (Input) - Ground reference for high-voltage section.
AOUT1A, AOUT1B AOUT2A, AOUT2B AOUT3A, AOUT3B	19, 20 21, 22 23, 24	DAC Analog Audio Outputs (Output) - The full-scale output level is specified in the DAC Analog Characteristics specification table.
AIN5B, AIN5A AIN4B, AIN4A AIN3B, AIN3A AIN2B, AIN2A AIN1B, AIN1A	25, 26 27, 28 29, 30 31, 32 33, 34	Stereo Analog Inputs 1-5 (Input) - The full-scale input level is specified in the ADC Analog Characteristics specification table.
$\overline{\text{RST}}$	35	Reset (Input) - The device enters a low-power mode when this pin is driven low.
$\overline{\text{OVFL}}$	36	ADC Overflow (Output) - Indicates an ADC overflow condition is present.
SDIN2 SDIN1	37 38	Serial Audio Data Input (Input) - Input for two's complement serial audio data.
MCLK2	39	Master Clock 2 (Input) - Optional asynchronous clock source for the DAC's delta-sigma modulators.
LRCK2	40	Serial Port 2 Left/Right Clock (Input/Output) - Determines which channel, Left or Right, is currently active on the serial audio input data line.
SCLK2	41	Serial Port 2 Serial Bit Clock (Input/Output) - Serial bit clock for serial audio interface 2.
VD	42	Digital Power (Input) - Positive power for the internal digital section.
GND	43	Digital Ground (Input) - Ground reference for the internal digital section.
VL	44	Digital Interface Power (Input) - Determines the required signal level for the control and serial port interfaces as shown in " I/O Power Rails " on page 12. Refer to the " Recommended Operating Conditions " on page 13 for appropriate voltages.
SDOUT	45	Serial Audio Data Output (Output) - Output for two's complement serial audio data.
SCLK1	46	Serial Port 1 Serial Bit Clock (Input/Output) - Serial bit clock for serial audio interface 1.
LRCK1	47	Serial Port 1 Left/Right Clock (Input/Output) - Determines which channel, Left or Right, is currently active on the serial audio output data line.
MCLK1	48	Master Clock 1 (Input) - Clock source for the ADC's delta-sigma modulators. By default, this signal also clocks the DAC's delta-sigma modulators.

1.2 Hardware Mode



Pin Name	#	Pin Description
M0, M1	1, 2	Mode Selection (Input) - Determines the operational mode of the device.
MDIV	3	MCLK Divider (Input) - Setting this pin high places a divide-by-2 circuit in the MCLK path to the core device circuitry.
$\overline{\text{MUTE}}$	4	$\overline{\text{MUTE}}$ (Input) - Engages the internal digital mute and activates the $\overline{\text{MUTE}}\text{C}_x$ pins
DIF	5	DIF (Input) - Sets the serial audio interface format. Setting DIF high selects I ² S audio format and low selects LJ audio format.
FILT^+	6	FILT^+ (Output) - Full-scale reference voltage for ADC.
VCMADC	7	ADC Common-Mode Voltage (Output) - Filter connections for the ADC internal quiescent reference voltage.
GND	8	Analog Ground (Input) - Analog ground reference.
VA	9	Analog Power (Input) - Positive power for the internal analog section.
VBIAS	10	Bias Voltage (Output) - Positive reference voltage for the internal DAC.
$\overline{\text{MUTE}}\text{C1}$	11	Mute Control 1 (Output) - Active-low mute output can drive external circuitry to eliminate the clicks and pops associated with any single-rail output. This pin will become a high-impedance output during power-down mode or when an invalid MCLK to LRCK ratio is detected.
$\overline{\text{MUTE}}\text{C2}$	12	Mute Control 2 (Output) - Active-low mute output can drive external circuitry to eliminate the clicks and pops associated with any single-rail output. This pin will become a high-impedance output during power-down mode or when an invalid MCLK to LRCK ratio is detected.

$\overline{\text{MUTE}}\text{C3}$	13	Mute Control 3 (Output) - Active-low mute output can drive external circuitry to eliminate the clicks and pops associated with any single-rail output. This pin will become a high-impedance output during power-down mode or when an invalid MCLK to LRCK ratio is detected.
VCMBUF	14	VCMBUF (Output) - Internally buffered VCMDAC
VCMDAC	15	DAC Common-Mode Voltage (Output) - Filter connections for the DAC internal quiescent reference voltage.
VA_H	16, 18	Analog High Voltage Power (Input) - Positive power for the internal output buffer section.
GNDH	17	Analog Ground (Input) - Ground reference for high-voltage section.
AOUT1A, AOUT1B AOUT2A, AOUT2B AOUT3A, AOUT3B	19, 20 21, 22 23, 24	DAC Analog Audio Outputs (Output) - The full-scale output level is specified in the DAC Analog Characteristics specification table.
AIN5B, AIN5A AIN4B, AIN4A AIN3B, AIN3A AIN2B, AIN2A AIN1B, AIN1A	25, 26 27, 28 29, 30 31, 32 33, 34	Stereo Analog Inputs 1-5 (Input) - The full-scale input level is specified in the ADC Analog Characteristics specification table.
$\overline{\text{RST}}$	35	Reset (Input) - The device enters a low-power mode when this pin is driven low.
OVFL	36	ADC Overflow (Output) - Indicates an ADC overflow condition is present.
SDIN2 SDIN1	37 38	Serial Audio Data Input (Input) - Input for two's complement serial audio data.
MCLK2	39	Master Clock 2 (Input) - Optional asynchronous clock source for the DAC's delta-sigma modulators.
LRCK2	40	Serial Port 2 Left/Right Clock (Input/Output) - Determines which channel, Left or Right, is currently active on the serial audio input data line.
SCLK2	41	Serial Port 2 Serial Bit Clock (Input/Output) - Serial bit clock for serial audio interface 2.
VD	42	Digital Power (Input) - Positive power for the internal digital section.
GND	43	Digital Ground (Input) - Ground reference for the internal digital section.
VL	44	Digital Interface Power (Input) - Determines the required signal level for the control and serial port interfaces as shown in " I/O Power Rails " on page 12. Refer to the " Recommended Operating Conditions " on page 13 for appropriate voltages
SDOUT	45	Serial Audio Data Output (Output) - Output for two's complement serial audio data.
SCLK1	46	Serial Port 1 Serial Bit Clock (Input/Output) - Serial bit clock for serial audio interface 1.
LRCK1	47	Serial Port 1 Left Right/Clock (Input/Output) - Determines which channel, Left or Right, is currently active on the serial audio output data line.
MCLK1	48	Master Clock 1 (Input) - Clock source for the ADC's delta-sigma modulators. By default, this signal also clocks the DAC's delta-sigma modulators.

1.3 Digital I/O Pin Characteristics

The logic level for each input should adhere to the corresponding power rail and should not exceed the maximum ratings.

Power Supply	Pin Number	Pin Name	I/O	Driver	Receiver
Software Mode					
VL	1	SDA CDOUT	Input/Output Hi-Z/Output	1.8 V - 3.3 V, Open Drain 1.8 V - 3.3 V, CMOS	1.8 V - 3.3 V, with Hysteresis
	2	SCL CCLK	Input	-	1.8 V - 3.3 V, with Hysteresis
	3	AD0 CS	Input	-	1.8 V - 3.3 V, with Hysteresis
	4	AD1 CDIN	Input	-	1.8 V - 3.3 V, with Hysteresis
	5	INT	Output	1.8 V - 3.3 V, Open Drain	1.8 V - 3.3 V, with Hysteresis
Hardware Mode					
VL	1	M0	Input	-	1.8 V - 3.3 V, with Hysteresis
	2	M1	Input	-	1.8 V - 3.3 V, with Hysteresis
	3	MDIV	Input	-	1.8 V - 3.3 V, with Hysteresis
	4	MUTE	Input	-	1.8 V - 3.3 V, with Hysteresis
	5	DIF	Input	-	1.8 V - 3.3 V, with Hysteresis
All Modes					
VL	35	$\overline{\text{RST}}$	Input	-	1.8 V - 3.3 V
	47 40	LRCK1 LRCK2	Input/Output	1.8 V - 3.3 V, CMOS	1.8 V - 3.3 V
	46 41	SCLK1 SCLK2	Input/Output	1.8 V - 3.3 V, CMOS	1.8 V - 3.3 V
	48 39	MCLK1 MCLK2	Input	-	1.8 V - 3.3 V
	38 37	SDIN1 SDIN2	Input	-	1.8 V - 3.3 V
	45	SDOUT	Output	1.8 V - 3.3 V, CMOS	-
	36	OVFL	Output	1.8 V - 3.3 V, Open Drain	-
	VA_H	11 12 13	MUTE1 MUTE2 MUTE3	Output	9.0 V - 12.0 V

Table 1. I/O Power Rails

2. CHARACTERISTICS AND SPECIFICATIONS

RECOMMENDED OPERATING CONDITIONS

GND = GNDH = 0 V; All voltages with respect to ground.

Parameters	Symbol	Min	Nom	Max	Units	
DC Power Supplies:	Analog	VA	3.13	3.3	3.47	V
	Digital	VD	3.13	3.3	3.47	V
	Logic	VL	1.71	3.3	3.47	V
	High Voltage Analog	VA_H	8.55	9.0	12.60	V
Ambient Operating Temperature (Power Applied)	Commercial(-CQZ)	T _A	-40	-	+85	°C
	Automotive(-DQZ)		-40	-	+105	°C

ABSOLUTE MAXIMUM RATINGS

GND = GNDH = 0 V; All voltages with respect to ground. (Note 1)

Parameter	Symbol	Min	Max	Units	
DC Power Supplies:	Analog	VA	-0.3	+4.50	V
	Digital	VD	-0.3	+4.50	V
	Logic	VL	-0.3	+4.50	V
	High Voltage Analog	VA_H	-0.3	+17.0	V
Input Current	(Note 2) I _{in}	-10	+10	mA	
Analog Input Voltage	V _{INA}	GND - 0.3	VA_H + 0.3	V	
Digital Input Voltage	Logic V _{IND}	-0.3	VL + 0.4	V	
Ambient Operating Temperature (Power Applied)	T _A	-55	+125	°C	
Storage Temperature	T _{stg}	-65	+150	°C	

- Notes:**
1. Operation beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.
 2. Any pin except supplies. Transient currents of up to ±100 mA on the analog input pins will not cause SCR latch-up.

DAC ANALOG CHARACTERISTICS - COMMERCIAL (-CQZ)

Test Conditions (unless otherwise specified): $V_A = V_D = V_L = 3.3\text{ V}$, $V_{A_H} = 9\text{ V}$, $GND = GNDH = 0\text{ V}$; $T_A = 25^\circ\text{ C}$; 997 Hz Full-Scale Output Sine Wave. Decoupling capacitors, Filter capacitors, and Recommended output filter as shown in [Figure 7 on page 26](#) and [Figure 8 on page 27](#); $F_s = 48\text{ kHz}$ or 96 kHz ; Synchronous Mode; Measurement Bandwidth 10 Hz to 20 kHz,

Parameter	Symbol	Min	Typ	Max	Unit						
Dynamic Range	(Note 3)										
						18 to 24-Bit	A-weighted	94	100	-	dB
							unweighted	91	97	-	dB
						16-Bit	A-weighted	88	93	-	dB
					unweighted	85	90	-	dB		
Total Harmonic Distortion + Noise	(Note 3)	THD+N									
						18 to 24-Bit	0 dB	-	-90	-84	dB
							-20 dB	-	-77	-73	dB
							-60 dB	-	-37	-33	dB
						16-Bit	0 dB	-	-87	-82	dB
							-20 dB	-	-77	-62	dB
	-60 dB	-	-37	-22	dB						
Interchannel Isolation	(1 kHz)		-	-100	-	dB					
DC Accuracy											
Interchannel Gain Mismatch		-	0.1	0.25	dB						
Gain Drift		-	100	-	ppm/°C						
Analog Output											
Full-Scale Output Voltage		1.9	2.0	2.1	V_{rms}						
Max current draw from an AOUT pin	I_{OUT}	-	575	-	μA						
AC-Load Resistance	(Note 4) R_L	5	-	-	$\text{k}\Omega$						
Load Capacitance	(Note 4) C_L	-	-	100	pF						
Output Impedance	Z_{OUT}	-	50	-	Ω						

Notes: 3. One-half LSB of triangular PDF dither added to data.

4. See [Figures 1 and 2 on page 16](#). R_L and C_L reflect the minimum resistance and maximum capacitance allowed in order to maintain stability in the internal op-amp. C_L affects the dominant pole of the internal output amp; increasing C_L beyond 100 pF can cause the internal op-amp to become unstable.

DAC ANALOG CHARACTERISTICS - AUTOMOTIVE (-DQZ)

Test Conditions (unless otherwise specified): $V_A = 3.13\text{ V to }3.47\text{ V}$, $V_D = 3.13\text{ V to }3.47\text{ V}$, $V_L = 1.71\text{ V to }3.47\text{ V}$, $V_{A_H} = 8.55\text{ V to }12.60\text{ V}$, $GND = GNDH = 0\text{ V}$; $T_A = -40^\circ\text{ C to }+85^\circ\text{ C}$; 997 Hz Full-Scale Output Sine Wave.

Decoupling capacitors, filter capacitors, and recommended output filter as shown in [Figure 7 on page 26](#) and [Figure 8 on page 27](#); $F_s = 48\text{ kHz or }96\text{ kHz}$; Synchronous Mode; Measurement Bandwidth 10 Hz to 20 kHz,

Parameter	Symbol	Min	Typ	Max	Unit						
Dynamic Range	(Note 3)										
						18 to 24-Bit	A-weighted	90	100	-	dB
							unweighted	87	97	-	dB
						16-Bit	A-weighted	83	93	-	dB
					unweighted	80	90	-	dB		
Total Harmonic Distortion + Noise	(Note 3)	THD+N									
						18 to 24-Bit	0 dB	-	-90	-80	dB
							-20 dB	-	-77	-67	dB
							-60 dB	-	-37	-27	dB
						16-Bit	0 dB	-	-87	-77	dB
							-20 dB	-	-77	-67	dB
	-60 dB	-	-37	-27	dB						
Interchannel Isolation	(1 kHz)		-	-100	-	dB					
DC Accuracy											
Interchannel Gain Mismatch		-	0.1	0.25	dB						
Gain Drift		-	100	-	ppm/°C						
Analog Output											
Full-Scale Output Voltage		1.9	2.0	2.1	V_{rms}						
Max current draw from an AOUT pin	I_{OUT}	-	575	-	μA						
AC-Load Resistance	(Note 4) R_L	5	-	-	$\text{k}\Omega$						
Load Capacitance	(Note 4) C_L	-	-	100	pF						
Output Impedance	Z_{OUT}	-	50	-	Ω						

DAC COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE

Parameter (Note 5)	Symbol	Min	Typ	Max	Unit	
Single-Speed Mode						
Passband (Note 6)		to -0.01 dB corner	0	-	.454	Fs
		to -3 dB corner	0	-	.499	Fs
Frequency Response (10 Hz to 20 kHz)		-0.01	-	+0.01	dB	
StopBand		0.547	-	-	Fs	
StopBand Attenuation	(Note 6)	102	-	-	dB	
Group Delay	tgd	-	9.4/Fs	-	s	
De-emphasis Error (Note 7)		-	-	+/-0.14	dB	
Double-Speed Mode						
Passband (Note 6)		to -0.01 dB corner	0	-	.43	Fs
		to -3 dB corner	0	-	.499	Fs
Frequency Response (10 Hz to 20 kHz)		-0.01	-	+0.01	dB	
StopBand		.583	-	-	Fs	
StopBand Attenuation	(Note 6)	80	-	-	dB	
Group Delay	tgd	-	4.6/Fs	-	s	

- Notes:**
- Response is clock-dependent and will scale with Fs. Note that the amplitude vs. frequency plots of this data (Figures 31 to 42) have been normalized to Fs and can be de-normalized by multiplying the X-axis scale by Fs.
 - For Single-Speed Mode, the measurement bandwidth is from StopBand to 3 Fs. For Double-Speed Mode, the measurement bandwidth is from StopBand to 3 Fs.
 - De-emphasis is available only in Single-Speed Mode.




Figure 1. Equivalent Analog Output Load




Figure 2. Maximum Analog Output Loading

ADC ANALOG CHARACTERISTICS - COMMERCIAL (-CQZ)

Test Conditions (unless otherwise specified): $V_A = V_D = V_L = 3.3\text{ V}$, $V_{A_H} = 9\text{ V}$, $GND = GNDH = 0\text{ V}$; $T_A = 25^\circ\text{ C}$; 997 Hz Input Sine Wave. Decoupling capacitors, filter capacitors, and recommended input filter as shown in [Figure 7 on page 26](#) and [Figure 8 on page 27](#); $F_s = 48\text{ kHz}$ or 96 kHz ; Synchronous Mode; Measurement Bandwidth 10 Hz to 20 kHz,

Parameter	Symbol	Min	Typ	Max	Unit
Single-Speed Mode					
Dynamic Range	A-weighted	89	95	-	dB
	unweighted	86	92	-	dB
Total Harmonic Distortion + Noise (Note 8)	-1 dB	-	-88	-80	dB
	-20 dB	-	-72	-	dB
	-60 dB	-	-32	-	dB
	THD+N	-	-88	-80	dB
Double-Speed Mode					
Dynamic Range	A-weighted	89	95	-	dB
	unweighted	86	92	-	dB
Total Harmonic Distortion + Noise (Note 8)	-1 dB	-	-88	-80	dB
	-20 dB	-	-72	-	dB
	-60 dB	-	-32	-	dB
	THD+N	-	-88	-80	dB
DC Accuracy					
Interchannel Gain Mismatch		-	0.1	-	dB
Gain Error		-5	-	+5	%
Gain Drift		-	± 100	-	ppm/ $^\circ\text{C}$
Analog Input Characteristics					
Full-scale Input Voltage		$0.576 \cdot V_A$	$0.606 \cdot V_A$	$0.636 \cdot V_A$	V_{rms}
Input Impedance		-	200	-	$\text{k}\Omega$
Maximum Interchannel Input Impedance Mismatch		-	2	-	%
Interchannel Isolation (1 kHz)		-	-90	-	dB

Note: 8. Referred to the typical line-level full-scale input voltage.

ADC ANALOG CHARACTERISTICS - AUTOMOTIVE (-DQZ)

Test Conditions (unless otherwise specified): $V_A = 3.13\text{ V to }3.47\text{ V}$, $V_D = 3.13\text{ V to }3.47\text{ V}$, $V_L = 1.71\text{ V to }3.47\text{ V}$, $V_{A_H} = 8.55\text{ V to }12.60\text{ V}$, $GND = GNDH = 0\text{ V}$; $T_A = -40^\circ\text{ C to }+85^\circ\text{ C}$; 997 Hz Input Sine Wave. Decoupling capacitors, filter capacitors, and recommended input filter as shown in [Figure 7 on page 26](#) and [Figure 8 on page 27](#); $F_s = 48\text{ kHz or }96\text{ kHz}$; Synchronous Mode; Measurement Bandwidth 10 Hz to 20 kHz,

Parameter	Symbol	Min	Typ	Max	Unit
Single-Speed Mode					
Dynamic Range	A-weighted	85	95	-	dB
	unweighted	82	92	-	dB
Total Harmonic Distortion + Noise (Note 8)	-1 dB	-	-88	-78	dB
	-20 dB	-	-72	-	dB
	-60 dB	-	-32	-	dB
	THD+N	-	-88	-78	dB
Double-Speed Mode					
Dynamic Range	A-weighted	85	95	-	dB
	unweighted	82	92	-	dB
Total Harmonic Distortion + Noise (Note 8)	-1 dB	-	-88	-78	dB
	-20 dB	-	-72	-	dB
	-60 dB	-	-32	-	dB
	THD+N	-	-88	-78	dB
DC Accuracy					
Interchannel Gain Mismatch		-	0.1	-	dB
Gain Error		-5	-	+5	%
Gain Drift		-	± 100	-	ppm/ $^\circ\text{C}$
Analog Input Characteristics					
Full-scale Input Voltage		$0.576 \cdot V_A$	$0.606 \cdot V_A$	$0.636 \cdot V_A$	V_{rms}
Input Impedance		-	200	-	$\text{k}\Omega$
Maximum Interchannel Input Impedance Mismatch		-	2	-	%
Interchannel Isolation (1 kHz)		-	-90	-	dB

Note: 9. Referred to the typical line-level full-scale input voltage.

ADC DIGITAL FILTER CHARACTERISTICS

Parameter (Note 10)	Symbol	Min	Typ	Max	Unit
Single-Speed Mode					
Passband (-0.1 dB)		0	-	0.489	Fs
Passband Ripple		-	-	0.035	dB
Stopband		0.569	-	-	Fs
Stopband Attenuation		70	-	-	dB
Total Group Delay	t_{gd}	-	12/Fs	-	s
Double-Speed Mode					
Passband (-0.1 dB)		0	-	0.489	Fs
Passband Ripple		-	-	0.025	dB
Stopband		0.5604	-	-	Fs
Stopband Attenuation		69	-	-	dB
Total Group Delay	t_{gd}	-	9/Fs	-	s
High-Pass Filter Characteristics					
Frequency Response	-3.0 dB	-	1	-	Hz
	-0.13 dB (Note 11)		20	-	Hz
Phase Deviation	@ 20 Hz (Note 11)	-	10	-	Deg
Passband Ripple		-	-	0	dB
Filter Settling Time			10 ⁵ /Fs		s

Notes: 10. Response is clock dependent and will scale with sample rate (Fs). Note that the response plots (Figures 23 to 30) are normalized to Fs and can be de-normalized by multiplying the X-axis scale by Fs.

11. Response shown is for Fs = 48 kHz.

ANALOG PASS-THRU CHARACTERISTICS

Test Conditions (unless otherwise specified): $V_A = V_D = V_L = 3.3\text{ V}$; $V_{A_H} = 9\text{ V}$; $GND = GNDH = 0\text{ V}$; $T_A = 25^\circ\text{ C}$; Input test signal is a 1 kHz sine wave; Measurement Bandwidth is 10 Hz to 20 kHz; Synchronous Mode.

Parameter	Symbol	Min	Typ	Max	Unit	
Analog Input to Analog Output Characteristics (Gain=0dB)						
Dynamic Range	A-weighted	89	95	-	dB	
	unweighted	86	92	-	dB	
Total Harmonic Distortion + Noise	(Note 8) 0 dB	THD+N	-	-87	-81	dB
	-3 dB		-	-93	-	dB
Frequency Response 10 Hz to 20 kHz		-	± 0.1	-	dB	
Analog Characteristics						
Max Input Voltage		-	2.0	-	V_{rms}	
Max Output Voltage		-	2.0	-	V_{rms}	
Max current draw from an AOUT pin		I_{OUT}	575	-	μA	
AC-Load Resistance	(Note 4)	R_L	5	-	$k\Omega$	
Load Capacitance	(Note 4)	C_L	-	100	pF	
Output Impedance		Z_{OUT}	50	-	Ω	
Interchannel Isolation	(1 kHz)		-90	-	dB	

Note: 12. Referred to the typical line-level full-scale input voltage.

DC ELECTRICAL CHARACTERISTICS

GND = GNDH = 0 V; all voltages with respect to ground. MCLK1=12.288 MHz; MCLK2=static; Fs=48 kHz; Master Mode.

Parameter	Symbol	Min	Typ	Max	Unit
Power Supply Current (Normal Operation)	VA_H = 9 V	-	24	32	mA
	VA = 3.3 V	-	19	25	mA
	VD = 3.3 V	-	22	29	mA
	VL = 3.3 V	-	10	13	mA
Power Supply Current (Power-Down Mode) (Note 13)	VA_H= 9 V	-	0	-	μA
	VL=VD=VA=3.3 V	-	200	-	μA
Power Consumption (Normal Operation)	VA_H = 9 V	-	216	289	mW
	VL=VD=VA = 3.3 V	-	169	225	mW
	All supplies	-	0.7	-	mW
Power Supply Rejection Ratio (1 kHz)	(Note 14)	-	60	-	dB
Reference Voltages					
VCMADC Nominal Voltage	VCMADC	-	0.5•VA	-	V
VCMDAC Nominal Voltage	VCMDAC	-	4	-	V
DC Current from VCMADC or VCMDAC	(Note 15) I _{CM}	-	-	1	μA
VCMADC or VCMDAC Output Impedance	Z _{CM}	-	23	-	kΩ
FILT+ Nominal Voltage	FILT+	-	VA	-	V
VBIAS Nominal Voltage	VBIAS	-	VA-0.8	-	V

Notes: 13. Power-Down Mode is defined as \overline{RST} = Low, with all clock and data lines held static low and no analog input.

14. Valid with the recommended capacitor values on FILT+, VCMDAC, VCMADC and VCMBUF as shown in [Figure 7 on page 26](#) and [Figure 8 on page 27](#).

15. The DC current draw represents the allowed current draw due to typical leakage through the electrolytic de-coupling capacitors.

DIGITAL INTERFACE CHARACTERISTICS

Parameters (Note 16)	Symbol	Min	Typ	Max	Units
High-Level Input Voltage	V _{IH}	0.7•VL	-	-	V
Low-Level Input Voltage	V _{IL}	-	-	0.2•VL	V
High-Level Output Voltage at I _o =2 mA	Digital Interface	VL-1.0	-	-	V
	MUTE _{C1} /MUTE _{C2} /MUTE _{C3}	VA_H-1.0	-	-	V
Low-Level Output Voltage at I _o =2 mA	Digital Interface	-	-	0.4	V
	MUTE _{C1} /MUTE _{C2} /MUTE _{C3}	-	-	0.4	V
Input Leakage Current	I _{in}	-10	-	+10	μA
Input Capacitance		-	-	1	pF
Maximum MUTE _{C1} /MUTE _{C2} /MUTE _{C3} Drive Current		-	3	-	mA
Minimum \overline{OVFL} Active Time		$\frac{10^6}{LRCKX}$			μs

Note: 16. Digital Interface signals include all pins sourced from the VL supply as shown in [“I/O Power Rails” on page 12](#).

SWITCHING CHARACTERISTICS - SERIAL AUDIO

Logic '0' = GND = GNDH = 0 V; Logic '1' = VL; $C_L = 20$ pF.

Parameter	Symbol	Min	Typ	Max	Unit
Master Clock (MCLKx = MCLK1, MCLK2)					
MCLKx Frequency		1.024	-	41.4720	MHz
MCLKx Duty Cycle		40	50	60	%
Sample Rates					
Single-Speed Mode		4	-	54	kHz
Double-Speed Mode		50	-	108	
Master Mode					
SCLKx Frequency	-	$64 \cdot F_s$	-	$64 \cdot F_s$	Hz
SCLKx Period	$1/(128 \cdot 108 \text{ kHz})$	t_{PERIOD} 72.3	-	-	ns
SCLKx Duty Cycle (Note 17)		$t_{\text{HIGH}} \div t_{\text{PERIOD}}$ 40	50	60	%
LRCKx setup	before SCLK rising	t_{SETUP1}	20	-	ns
LRCKx hold	after SCLK rising	t_{HOLD1}	20	-	
SDOUT setup	before SCLK rising	t_{SETUP2}	10	-	ns
SDOUT hold	after SCLK rising	t_{HOLD2}	10	-	
Slave Mode					
SCLKx Frequency (Note 18)	-	-	$64 \cdot F_s$	-	Hz
SCLKx Period	$1/(128 \cdot 108 \text{ kHz})$	t_{PERIOD} 72.3	-	-	ns
SCLKx Duty Cycle		$t_{\text{HIGH}} \div t_{\text{PERIOD}}$ 40	50	60	%
LRCKx setup	before SCLK rising	t_{SETUP1}	20	-	ns
LRCKx hold	after SCLK rising	t_{HOLD1}	20	-	
SDOUT setup	before SCLK rising	t_{SETUP2}	10	-	ns
SDOUT hold	after SCLK rising	t_{HOLD2}	10	-	

Notes: 17. Duty cycle of generated SCLKx in Master Mode depends on duty cycle of the corresponding MCLKx as specified under “System Clocking” on page 28.

18. In Slave Mode, the SCLK/LRCK ratio can be set according to preference. However, specified performance is guaranteed only when using the ratios in Section 4.2.1 Master Mode on page 30 and Section 4.2.2 Slave Mode on page 30.





Figure 3. Serial Input Timing

SWITCHING CHARACTERISTICS - SERIAL AUDIO (CONT.)

 Logic '0' = GND = GNDH = 0 V; Logic '1' = VL; $C_L = 20$ pF.

Parameter	Symbol	Min	Typ	Max	Unit
Master Mode					
SDINx setup before SCLK rising	t_{SETUP3}	10	-	-	ns
SDINx hold after SCLK rising	t_{HOLD3}	10	-	-	
Slave Mode					
SDINx setup before SCLK rising	t_{SETUP3}	10	-	-	ns
SDINx hold after SCLK rising	t_{HOLD3}	10	-	-	


Figure 4. Serial Output Timing

SWITCHING CHARACTERISTICS - SOFTWARE MODE - I²C FORMAT

Inputs: Logic '0' = GND = GNDH = 0 V, Logic '1' = VL, C_L = 30 pF)

Parameter	Symbol	Min	Max	Unit
SCL Clock Frequency	f_{scl}	-	100	kHz
RST Rising Edge to Start	t_{irs}	500	-	ns
Bus Free Time Between Transmissions	t_{buf}	4.7	-	μ s
Start Condition Hold Time (prior to first clock pulse)	t_{hdst}	4.0	-	μ s
Clock Low time	t_{low}	4.7	-	μ s
Clock High Time	t_{high}	4.0	-	μ s
Setup Time for Repeated Start Condition	t_{sust}	4.7	-	μ s
SDA Hold Time from SCL Falling	t_{hdd}	0	-	μ s
SDA Setup time to SCL Rising	t_{sud}	250	-	ns
Rise Time of SCL and SDA	t_{rc}	-	1	μ s
Fall Time SCL and SDA	t_{fc}	-	300	ns
Setup Time for Stop Condition	t_{susp}	4.7	-	μ s
Acknowledge Delay from SCL Falling	t_{ack}	300	1000	ns

Note: 19. Data must be held for sufficient time to bridge the transition time, t_{fc} , of SCL.




Figure 5. Software Mode Timing - I²C Format

SWITCHING CHARACTERISTICS - SOFTWARE MODE - SPI FORMAT

Inputs: Logic '0' = GND = GNDH = 0 V; Logic '1' = VLC; $C_L = 20$ pF.

Parameter	Symbol	Min	Max	Unit
CCLK Clock Frequency	f_{sclk}	-	6	MHz
\overline{RST} Rising Edge to CS Falling	t_{srs}	500	-	ns
CCLK Edge to \overline{CS} Falling (Note 20)	t_{spi}	500	-	ns
\overline{CS} High Time Between Transmissions	t_{csh}	1.0	-	μ s
\overline{CS} Falling to CCLK Edge	t_{css}	20	-	ns
CCLK Low Time	t_{scl}	66	-	ns
CCLK High Time	t_{sch}	66	-	ns
CDIN to CCLK Rising Setup Time	t_{dsu}	40	-	ns
CCLK Rising to DATA Hold Time (Note 21)	t_{dh}	15	-	ns
Rise Time of CCLK and CDIN (Note 22)	t_{r2}	-	100	ns
Fall Time of CCLK and CDIN (Note 22)	t_{f2}	-	100	ns
Transition Time from CCLK to CDOUT Valid (Note 23)	t_{r2}	-	100	ns
Time from CS rising to CDOUT High-Z	t_{f2}	-	100	ns

- Notes:**
20. t_{spi} only needed before first falling edge of \overline{CS} after \overline{RST} rising edge. $t_{spi} = 0$ at all other times.
 21. Data must be held for sufficient time to bridge the transition time of CCLK.
 22. For $F_{SCK} < 1$ MHz.
 23. CDOUT should *not* be sampled during this time.




Figure 6. Software Mode Timing - SPI Mode