



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

# **108 dB, 192 kHz 4-In, 6-Out TDM CODEC**

## **FEATURES**

- ◆ Four 24-bit A/D, Six 24-bit D/A Converters
- ◆ ADC Dynamic Range
  - 105 dB Differential
  - 102 dB Single-Ended
- ◆ DAC Dynamic Range
  - 108 dB Differential
  - 105 dB Single-Ended
- ◆ ADC/DAC THD+N
  - -98 dB Differential
  - -95 dB Single-Ended
- ◆ Compatible with Industry-Standard Time Division Multiplexed (TDM) Serial Interface
- ◆ DAC Sampling Rates up to 192 kHz
- ◆ ADC Sampling Rates up to 96 kHz
- ◆ Programmable ADC High-Pass Filter for DC Offset Calibration
- ◆ Logarithmic Digital Volume Control
- ◆ Hardware Mode or Software I<sup>2</sup>C™ & SPI™
- ◆ Supports Logic Levels Between 5 V and 1.8 V

## **GENERAL DESCRIPTION**

The CS42432 CODEC provides four multi-bit analog-to-digital and six multi-bit digital-to-analog delta-sigma converters. The CODEC is capable of operation with either differential or single-ended inputs and outputs, in a 52-pin MQFP package.


Four fully differential, or single-ended, inputs are available on stereo ADC1 and ADC2. Digital volume control is provided for each ADC channel, with selectable overflow detection.

All six DAC channels provide digital volume control and can operate with differential or single-ended outputs.

An auxiliary serial input is available for an additional two channels of PCM data.

The CS42432 is available in a 52-pin MQFP package in Commercial (-10°C to +70°C) and Automotive (-40°C to +105°C) grades. The CDB42438 Customer Demonstration Board is also available for device evaluation and implementation suggestions. Please refer to “[Ordering Information](#)” on page 58 for complete ordering information.

The CS42432 is ideal for audio systems requiring wide dynamic range, negligible distortion and low noise, such as A/V receivers, DVD receivers, and automotive audio systems.



---

## TABLE OF CONTENTS

<b>1. PIN DESCRIPTIONS - SOFTWARE MODE .....</b>	<b>6</b>
1.1 Digital I/O Pin Characteristics .....	8
<b>2. PIN DESCRIPTIONS - HARDWARE MODE .....</b>	<b>9</b>
<b>3. TYPICAL CONNECTION DIAGRAMS .....</b>	<b>11</b>
<b>4. CHARACTERISTICS AND SPECIFICATIONS .....</b>	<b>13</b>
RECOMMENDED OPERATING CONDITIONS .....	13
ABSOLUTE MAXIMUM RATINGS .....	13
ANALOG INPUT CHARACTERISTICS (COMMERCIAL) .....	14
ANALOG INPUT CHARACTERISTICS (AUTOMOTIVE) .....	15
ADC DIGITAL FILTER CHARACTERISTICS .....	16
ANALOG OUTPUT CHARACTERISTICS (COMMERCIAL) .....	17
ANALOG OUTPUT CHARACTERISTICS (AUTOMOTIVE) .....	18
COMBINED DAC INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE .....	20
SWITCHING SPECIFICATIONS - ADC/DAC PORT .....	21
SWITCHING CHARACTERISTICS - AUX PORT .....	22
SWITCHING SPECIFICATIONS - CONTROL PORT - I <sup>2</sup> C MODE .....	23
SWITCHING SPECIFICATIONS - CONTROL PORT - SPI FORMAT .....	24
DC ELECTRICAL CHARACTERISTICS .....	25
DIGITAL INTERFACE SPECIFICATIONS & CHARACTERISTICS .....	25
<b>5. APPLICATIONS .....</b>	<b>26</b>
5.1 Overview .....	26
5.2 Analog Inputs .....	27
5.2.1 Line-Level Inputs .....	27
5.2.1.1 Hardware Mode .....	27
5.2.1.2 Software Mode .....	27
5.2.2 High-Pass Filter and DC Offset Calibration .....	27
5.2.2.1 Hardware Mode .....	28
5.2.2.2 Software Mode .....	28
5.3 Analog Outputs .....	28
5.3.1 Initialization .....	28
5.3.2 Line-Level Outputs and Filtering .....	28
5.3.3 Digital Volume Control .....	30
5.3.3.1 Hardware Mode .....	30
5.3.3.2 Software Mode .....	30
5.3.4 De-Emphasis Filter .....	30
5.4 System Clocking .....	31
5.4.1 Hardware Mode .....	31
5.4.2 Software Mode .....	31
5.5 CODEC Digital Interface .....	31
5.5.1 TDM .....	31
5.5.2 I/O Channel Allocation .....	32
5.6 AUX Port Digital Interface Formats .....	32
5.6.1 Hardware Mode .....	32
5.6.2 Software Mode .....	32
5.6.3 I <sup>2</sup> S .....	32
5.6.4 Left-Justified .....	33
5.7 Control Port Description and Timing .....	33
5.7.1 SPI Mode .....	33
5.7.2 I <sup>2</sup> C Mode .....	34
5.8 Recommended Power-Up Sequence .....	35
5.8.1 Hardware Mode .....	35
5.8.2 Software Mode .....	36

5.9 Reset and Power-Up .....	36
5.10 Power Supply, Grounding, and PCB Layout .....	36
<b>6. REGISTER QUICK REFERENCE .....</b>	<b>37</b>
<b>7. REGISTER DESCRIPTION .....</b>	<b>39</b>
7.1 Memory Address Pointer (MAP) .....	39
7.1.1 Increment (INCR) .....	39
7.1.2 Memory Address Pointer (MAP[6:0]) .....	39
7.2 Chip I.D. and Revision Register (Address 01h) (Read Only) .....	39
7.2.1 Chip I.D. (CHIP_ID[3:0]) .....	39
7.2.2 Chip Revision (REV_ID[3:0]) .....	39
7.3 Power Control (Address 02h) .....	40
7.3.1 Power Down ADC Pairs (PDN_ADCX) .....	40
7.3.2 Power Down DAC Pairs (PDN_DACX) .....	40
7.3.3 Power Down (PDN) .....	40
7.4 Functional Mode (Address 03h) .....	41
7.4.1 MCLK Frequency (MFREQ[2:0]) .....	41
7.5 Miscellaneous Control (Address 04h) .....	41
7.5.1 Freeze Controls (FREEZE) .....	41
7.5.2 Auxiliary Digital Interface Format (AUX_DIF) .....	41
7.6 ADC Control & DAC De-Emphasis (Address 05h) .....	42
7.6.1 ADC1-2 High-Pass Filter Freeze (ADC1-2_HPF_FREEZE) .....	42
7.6.2 DAC De-Emphasis Control (DAC_DEM) .....	42
7.6.3 ADC1 Single-Ended Mode (ADC1 SINGLE) .....	42
7.6.4 ADC2 Single-Ended Mode (ADC2 SINGLE) .....	43
7.7 Transition Control (Address 06h) .....	43
7.7.1 Single Volume Control (DAC_SNGVOL, ADC_SNGVOL) .....	43
7.7.2 Soft Ramp and Zero Cross Control (ADC_SZC[1:0], DAC_SZC[1:0]) .....	43
7.7.3 Auto-Mute (AMUTE) .....	44
7.7.4 Mute ADC Serial Port (MUTE ADC_SP) .....	44
7.8 DAC Channel Mute (Address 07h) .....	44
7.8.1 Independent Channel Mute (AOUTX_MUTE) .....	44
7.9 AOUTX Volume Control (Addresses 08h-0D) .....	45
7.9.1 Volume Control (AOUTX_VOL[7:0]) .....	45
7.10 DAC Channel Invert (Address 10h) .....	45
7.10.1 Invert Signal Polarity (INV_AOUTX) .....	45
7.11 AINX Volume Control (Address 11h-14h) .....	45
7.11.1 AINX Volume Control (AINX_VOL[7:0]) .....	45
7.12 ADC Channel Invert (Address 17h) .....	46
7.12.1 Invert Signal Polarity (INV_AINX) .....	46
7.13 Status (Address 19h) (Read Only) .....	46
7.13.1 Clock Error (CLK_ERROR) .....	46
7.13.2 ADC Overflow (ADCX_OVFL) .....	46
7.14 Status Mask (Address 1Ah) .....	47
<b>8. EXTERNAL FILTERS .....</b>	<b>48</b>
8.1 ADC Input Filter .....	48
8.1.1 Passive Input Filter .....	49
8.1.2 Passive Input Filter w/Attenuation .....	49
8.2 DAC Output Filter .....	50
<b>9. ADC FILTER PLOTS .....</b>	<b>51</b>
<b>10. DAC FILTER PLOTS .....</b>	<b>53</b>
<b>11. PARAMETER DEFINITIONS .....</b>	<b>55</b>
<b>12. REFERENCES .....</b>	<b>56</b>
<b>13. PACKAGE INFORMATION .....</b>	<b>57</b>
13.1 Thermal Characteristics .....	57

<b>14. ORDERING INFORMATION .....</b>	<b>58</b>
<b>15. REVISION HISTORY .....</b>	<b>58</b>


## LIST OF FIGURES

Figure 1.Typical Connection Diagram (Software Mode) .....	11
Figure 2.Typical Connection Diagram (Hardware Mode) .....	12
Figure 3.Output Test Load .....	19
Figure 4.Maximum Loading .....	19
Figure 5.TDM Serial Audio Interface Timing .....	21
Figure 6.Serial Audio Interface Slave Mode Timing .....	22
Figure 7.Control Port Timing - I <sup>2</sup> C Format .....	23
Figure 8.Control Port Timing - SPI Format .....	24
Figure 9.Full-Scale Input .....	27
Figure 10.Audio Output Initialization Flow Chart .....	29
Figure 11.Full-Scale Output .....	30
Figure 12.De-Emphasis Curve .....	31
Figure 13.TDM Serial Audio Format .....	32
Figure 14.AUX I <sup>2</sup> S Format .....	32
Figure 15.AUX Left-Justified Format .....	33
Figure 16.Control Port Timing in SPI Mode .....	34
Figure 17.Control Port Timing, I <sup>2</sup> C Write .....	34
Figure 18.Control Port Timing, I <sup>2</sup> C Read .....	35
Figure 19.Single-to-Differential Active Input Filter .....	48
Figure 20.Single-Ended Active Input Filter .....	48
Figure 21.Passive Input Filter .....	49
Figure 22.Passive Input Filter w/Attenuation .....	49
Figure 23.Active Analog Output Filter .....	50
Figure 24.Passive Analog Output Filter .....	50
Figure 25.SSM Stopband Rejection .....	51
Figure 26.SSM Transition Band .....	51
Figure 27.SSM Transition Band (Detail) .....	51
Figure 28.SSM Passband Ripple .....	51
Figure 29.DSM Stopband Rejection .....	51
Figure 30.DSM Transition Band .....	51
Figure 31.DSM Transition Band (Detail) .....	52
Figure 32.DSM Passband Ripple .....	52
Figure 33.SSM Stopband Rejection .....	53
Figure 34.SSM Transition Band .....	53
Figure 35.SSM Transition Band (detail) .....	53
Figure 36.SSM Passband Ripple .....	53
Figure 37.DSM Stopband Rejection .....	53
Figure 38.DSM Transition Band .....	53
Figure 39.DSM Transition Band (detail) .....	54
Figure 40.DSM Passband Ripple .....	54
Figure 41.QSM Stopband Rejection .....	54
Figure 42.QSM Transition Band .....	54
Figure 43.QSM Transition Band (detail) .....	54
Figure 44.QSM Passband Ripple .....	54

**LIST OF TABLES**

Table 1. I/O Power Rails .....	8
Table 2. Hardware Configurable Settings .....	26
Table 3. MCLK Frequency Settings .....	31
Table 4. Serial Audio Interface Channel Allocations .....	32
Table 5. MCLK Frequency Settings .....	41
Table 6. Example AOUT Volume Settings .....	45
Table 7. Example AIN Volume Settings .....	46

## 1. PIN DESCRIPTIONS - SOFTWARE MODE



Pin Name	#	Pin Description
SCL/CCLK	1	<b>Serial Control Port Clock (Input)</b> - Serial clock for the control port interface.
SDA/CDOUT	2	<b>Serial Control Data I/O (Input/Output)</b> - Input/Output for I <sup>2</sup> C data. Output for SPI data.
AD0/CS	3	<b>Address Bit [0]/ Chip Select (Input)</b> - Chip address bit in I <sup>2</sup> C Mode. Control signal used to select the chip in SPI Mode.
AD1/CDIN	4	<b>Address Bit [1]/ SPI Data Input (Input)</b> - Chip address bit in I <sup>2</sup> C Mode. Input for SPI data.
RST	5	<b>Reset (Input)</b> - The device enters a low-power mode and all internal registers are reset to their default settings when low.
VLC	6	<b>Control Port Power (Input)</b> - Determines the required signal level for the control port interface. See “ <a href="#">Digital I/O Pin Characteristics</a> ” on page 8.
FS	7	<b>Frame Sync (Input)</b> - Signals the start of a new TDM frame in the TDM digital interface format.
VD	8	<b>Digital Power (Input)</b> - Positive power supply for the digital section.
DGND	9,18	<b>Digital Ground (Input)</b> - Ground reference for the digital section.
VLS	10	<b>Serial Port Interface Power (Input)</b> - Determines the required signal level for the serial port interfaces. See “ <a href="#">Digital I/O Pin Characteristics</a> ” on page 8.
SCLK	11	<b>Serial Clock (Input)</b> - Serial clock for the serial audio interface. Input frequency must be 256 x Fs.
MCLK	12	<b>Master Clock (Input)</b> - Clock source for the delta-sigma modulators and digital filters.
ADC_SDOUT	13	<b>Serial Audio Data Output (Output)</b> - TDM output for two's complement serial audio data.
DAC_SDIN	14	<b>DAC Serial Audio Data Input (Input)</b> - TDM Input for two's complement serial audio data.
AUX_LRCK	15	<b>Auxiliary Left/Right Clock (Output)</b> - Determines which channel, Left or Right, is currently active on the Auxiliary serial audio data line.

---

AUX_SCLK	16	<b>Auxiliary Serial Clock (Output)</b> - Serial clock for the Auxiliary serial audio interface.
AUX_SDIN	17	<b>Auxiliary Serial Input (Input)</b> - The 42432 provides an additional serial input for two's complement serial audio data.
AOUT1 +,-	20,19	
AOUT2 +,-	21,22	
AOUT3 +,-	24,23	<b>Differential Analog Output (Output)</b> - The full-scale differential analog output level is specified in the Analog Characteristics specification table. Each positive leg of the differential outputs may
AOUT4 +,-	25,26	also be used single-ended.
AOUT5 +,-	28,27	
AOUT6 +,-	29,30	
TSTO	31,32	<b>Test Out</b> - These pins are outputs used for test purposes only. They must not be connected to any external trace or other connection.
	33,34	
TSTN	49,50	<b>Test In</b> - These pins are inputs used for test purposes only. They must be tied to ground for normal operation.
	51,52	
AGND	35,48	<b>Analog Ground (Input)</b> - Ground reference for the analog section.
VQ	36	<b>Quiescent Voltage (Output)</b> - Filter connection for internal quiescent reference voltage.
VA	37,46	<b>Analog Power (Input)</b> - Positive power supply for the analog section.
AIN1 +,-	39,38	<b>Differential Analog Input (Input)</b> - Signals are presented differentially to the
AIN2 +,-	41,40	delta-sigma modulators. The full-scale input level is specified in the Analog Characteristics specification table.
AIN3 +,-	43,42	
AIN4 +,-	45,44	
FILT+	47	<b>Positive Voltage Reference (Output)</b> - Positive reference voltage for the internal sampling circuits.

---


## 1.1 Digital I/O Pin Characteristics

Various pins on the CS42432 are powered from separate power supply rails. The logic level for each input should adhere to the corresponding power rail and should not exceed the maximum ratings.

<b>Power Rail</b>	<b>Pin Name SW/(HW)</b>	<b>I/O</b>	<b>Driver</b>	<b>Receiver</b>
VLC	<u>RST</u>	Input	-	1.8 V - 5.0 V, CMOS
	SCL/CCLK (TEST)	Input	-	1.8 V - 5.0 V, CMOS, with Hysteresis
	SDA/CDOUT (TEST)	Input/Output	1.8 V - 5.0 V, CMOS/Open Drain	1.8 V - 5.0 V, CMOS, with Hysteresis
	AD0/CS (MFREQ)	Input	-	1.8 V - 5.0 V, CMOS
	AD1/CDIN (TEST)	Input	-	1.8 V - 5.0 V, CMOS
VLS	MCLK	Input	-	1.8 V - 5.0 V, CMOS
	LRCK	Input	-	1.8 V - 5.0 V, CMOS
	SCLK	Input	-	1.8 V - 5.0 V, CMOS
	ADC_SDOUT2	Input/Output	1.8 V - 5.0 V, CMOS	-
	DAC_SDIN	Input	-	1.8 V - 5.0 V, CMOS
	AUX_LRCK	Output	1.8 V - 5.0 V, CMOS	-
	AUX_SCLK	Output	1.8 V - 5.0 V, CMOS	-
	AUX_SDIN	Input	-	1.8 V - 5.0 V, CMOS

**Table 1. I/O Power Rails**

## 2. PIN DESCRIPTIONS - HARDWARE MODE




Pin Name	#	Pin Description
TEST	1,2,4	<b>Test (Input)</b> - Must be tied high or low. Do not leave unconnected.
MFREQ	3	<b>MCLK Frequency (Input)</b> - Sets the required frequency range of the input Master Clock. See section <a href="#">5.4</a> for the appropriate settings.
RST	5	<b>Reset (Input)</b> - The device enters a low power mode and all internal registers are reset to their default settings when low.
VLC	6	<b>Control Port Power (Input)</b> - Determines the required signal level for the control port interface. See " <a href="#">Digital I/O Pin Characteristics</a> " on page <a href="#">8</a> .
FS	7	<b>Frame Sync (Input)</b> - Signals the start of a new TDM frame in the TDM digital interface format.
VD	8	<b>Digital Power (Input)</b> - Positive power supply for the digital section.
VLS	10	<b>Serial Port Interface Power (Input)</b> - Determines the required signal level for the serial port interfaces.
SCLK	11	<b>Serial Clock (Input)</b> - Serial clock for the serial audio interface. Input frequency must be 256xFs.
ADC_SDOUT	13	<b>Serial Audio Data Output (Output)</b> - TDM output for two's complement serial audio data.
DAC_SDIN	14	<b>DAC Serial Audio Data Input (Input)</b> - Input for two's complement serial audio data.
AUX_LRCK	15	<b>Auxiliary Left/Right Clock (Output)</b> - Determines which channel, Left or Right, is currently active on the Auxiliary serial audio data line.
AUX_SCLK	16	<b>Auxiliary Serial Clock (Output)</b> - Serial clock for the Auxiliary serial audio interface.
AUX_SDIN	17	<b>Auxiliary Serial Input (Input)</b> - The 42432 provides an additional serial input for two's complement serial audio data.

---


AOUT1 +,-	20,19
AOUT2 +,-	21,22
AOUT3 +,-	24,23
AOUT4 +,-	25,26
AOUT5 +,-	28,27
AOUT6 +,-	29,30
TSTN	49,50 <b>Test In (Input)</b> - This pin is an input used for test purposes. It must be tied to ground for normal 51,52 operation.
TSTO	31,32 <b>Test Out (Output)</b> - This pin is an output used for test purposes only. It must not be connected to 33,34 any external trace or other connection.
AGND	35,48 <b>Analog Ground (Input)</b> -
VQ	36 <b>Quiescent Voltage (Output)</b> - Filter connection for internal quiescent reference voltage.
VA	37,46 <b>Analog Power (Input)</b> - Positive power supply for the analog section.
AIN1 +,-	39,38
AIN2 +,-	41,40 <b>Differential Analog Input (Input)</b> - Signals are presented differentially to the delta-sigma modula-
AIN3 +,-	43,42    tors. The full-scale input level is specified in the Analog Characteristics specification table.
AIN4 +,-	45,44
FILT+	47 <b>Positive Voltage Reference (Output)</b> - Positive reference voltage for the internal sampling cir- cuits.

---

### 3. TYPICAL CONNECTION DIAGRAMS



**Figure 1. Typical Connection Diagram (Software Mode)**



**Figure 2. Typical Connection Diagram (Hardware Mode)**

## 4. CHARACTERISTICS AND SPECIFICATIONS

### RECOMMENDED OPERATING CONDITIONS

(AGND=DGND=0 V, all voltages with respect to ground.)

Parameters	Symbol	Min	Max	Units
DC Power Supply				
Analog	(Note 1)	VA	3.14	5.25
Digital		VD	3.14	3.47
Serial Audio Interface	(Note 2)	VLS	1.71	5.25
Control Port Interface		VLC	1.71	5.25
Ambient Temperature				
Commercial	-CMZ	T <sub>A</sub>	-10	+70
Automotive	-DMZ		-40	+105
				°C

### ABSOLUTE MAXIMUM RATINGS

(AGND = DGND = 0 V; all voltages with respect to ground.)

Parameters	Symbol	Min	Max	Units
DC Power Supply	Analog	VA	-0.3	V
	Digital	VD	-0.3	V
	Serial Port Interface	VLS	-0.3	V
	Control Port Interface	VLC	-0.3	V
Input Current	(Note 3)	I <sub>in</sub>	-	mA
Analog Input Voltage	(Note 4)	V <sub>IN</sub>	AGND-0.7	V
Digital Input Voltage (Note 4)	Serial Port Interface	V <sub>IND-S</sub>	-0.3	V
	Control Port Interface	V <sub>IND-C</sub>	-0.3	V
Ambient Operating Temperature (power applied)	T <sub>A</sub>	-50	+125	°C
Storage Temperature	T <sub>stg</sub>	-65	+150	°C

**WARNING:** Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

#### Notes:

1. Typical Analog input/output performance will slightly degrade at VA = 3.3 V.
2. The ADC\_SDOOUT may not meet timing requirements in Double-Speed Mode.
3. Any pin except supplies. Transient currents of up to ±100 mA on the analog input pins will not cause SCR latch-up.
4. The maximum over/under voltage is limited by the input current.

## ANALOG INPUT CHARACTERISTICS (COMMERCIAL)

(Test Conditions (unless otherwise specified):  $T_A = -10$  to  $+70^\circ\text{C}$ ;  $VD = VLS = VLC = 3.3 \text{ V}\pm5\%$ ,  $VA = 5 \text{ V}\pm5\%$  or  $3.3 \text{ V}\pm5\%$ ; Full-scale input sine wave: 1 kHz through the active input filter in [Figure 19 on page 48](#) and [Figure 20 on page 48](#); Measurement Bandwidth is 10 Hz to 20 kHz.)

Parameter	Differential			Single-Ended			Unit	
	Min	Typ	Max	Min	Typ	Max		
<b>Fs=48 kHz, 96 kHz</b>								
Dynamic Range	A-weighted	99	105	-	96	102	-	dB
	unweighted	96	102	-	93	99	-	dB
	40 kHz bandwidth unweighted	-	99	-	96	-	-	dB
Total Harmonic Distortion + Noise <i>(Note 5)</i>	-1 dB	-	-98	-92	-	-95	-89	dB
	-20 dB	-	-82	-	-	-79	-	dB
	-60 dB	-	-42	-	-	-39	-	dB
	40 kHz bandwidth	-1 dB	-	-90	-	-90	-	dB
ADC1-2 Interchannel Isolation	-	90	-	-	90	-	-	dB
<b>DC Accuracy</b>								
Interchannel Gain Mismatch	-	0.1	-	-	0.1	-	-	dB
Gain Drift	-	$\pm 100$	-	-	$\pm 100$	-	-	ppm/ $^\circ\text{C}$
<b>Analog Input</b>								
Full-Scale Input Voltage	1.06*VA	1.12*VA	1.18*VA	0.53*VA	0.56*VA	0.59*VA	Vpp	
Differential Input Impedance <i>(Notes 7 &amp; 9)</i>	23	29	32	-	-	-	k $\Omega$	
Single-Ended Input Impedance <i>(Notes 8 &amp; 9)</i>	-	-	-	23	29	32	k $\Omega$	
Common Mode Rejection Ratio (CMRR)	-	82	-	-	-	-	dB	

## ANALOG INPUT CHARACTERISTICS (AUTOMOTIVE)

(Test Conditions (unless otherwise specified):  $T_A = -40$  to  $+85^\circ\text{C}$ ;  $VD = VLS = VLC = 3.3 \text{ V}\pm5\%$ ,  $VA = 5 \text{ V}\pm5\%$  or  $3.3 \text{ V}\pm5\%$ ; Full-scale input sine wave: 1 kHz through the active input filter in [Figure 19 on page 48](#) and [Figure 20 on page 48](#); Measurement Bandwidth is 10 Hz to 20 kHz.)

Parameter	Differential			Single-Ended			Unit	
	Min	Typ	Max	Min	Typ	Max		
<b>Fs=48 kHz, 96 kHz</b>								
Dynamic Range	A-weighted	97	105	-	94	102	-	dB
	unweighted	94	102	-	91	99	-	dB
	40 kHz bandwidth unweighted	-	99	-	-	96	-	dB
Total Harmonic Distortion + Noise <a href="#">(Note 5)</a>							<a href="#">(Note 6)</a>	
	-1 dB	-	-98	-90	-	-95	-87/-79	dB
	-20 dB	-	-82	-	-	-79	-	dB
	-60 dB	-	-42	-	-	-39	-	dB
	40 kHz bandwidth	-1 dB	-87	-	-	-87	-	dB
ADC1-2 Interchannel Isolation	-	90	-	-	90	-	-	dB
<b>DC Accuracy</b>								
Interchannel Gain Mismatch	-	0.1	-	-	0.1	-	-	dB
Gain Drift	-	$\pm 100$	-	-	$\pm 100$	-	-	ppm/ $^\circ\text{C}$
<b>Analog Input</b>								
Full-Scale Input Voltage	1.04*VA	1.12*VA	1.20*VA	0.52*VA	0.56*VA	0.60*VA	Vpp	
Differential Input Impedance <a href="#">(Notes 7 &amp; 9)</a>	23	29	32	-	-	-	k $\Omega$	
Single-Ended Input Impedance <a href="#">(Notes 8 &amp; 9)</a>	-	-	-	23	29	32	k $\Omega$	
Common Mode Rejection Ratio (CMRR)	-	82	-	-	-	-	-	dB

### Notes:

5. Referred to the typical full-scale voltage.
6. Specification for  $VA = 5 \text{ V}$ /specification for  $VA = 3.3 \text{ V}$ .
7. Measured between AINx+ and AINx-.
8. Measured between AINxx and AGND.
9. The input impedance scales inversely proportionate to the sample rate of the ADC modulator.

## ADC DIGITAL FILTER CHARACTERISTICS

Parameter (Notes 10, 11)		Min	Typ	Max	Unit
<b>Single-Speed Mode (Note 11)</b>					
Passband (Frequency Response)	to -0.1 dB corner	0	-	0.4896	Fs
Passband Ripple		-	-	0.08	dB
Stopband		0.5688	-	-	Fs
Stopband Attenuation		70	-	-	dB
Total Group Delay		-	12/Fs	-	s
<b>Double-Speed Mode (Note 11)</b>					
Passband (Frequency Response)	to -0.1 dB corner	0	-	0.4896	Fs
Passband Ripple		-	-	0.16	dB
Stopband		0.5604	-	-	Fs
Stopband Attenuation		69	-	-	dB
Total Group Delay		-	9/Fs	-	s
<b>High-Pass Filter Characteristics</b>					
Frequency Response	-3.0 dB -0.13 dB	-	1 20	-	Hz
Phase Deviation	@ 20 Hz	-	10	-	Deg
Passband Ripple		-	-	0	dB
Filter Settling Time		-	105/Fs	0	s

**Notes:**

10. Filter response is guaranteed by design.
11. Response is clock-dependent and will scale with Fs. Note that the response plots ([Figures 25 to 32](#)) have been normalized to Fs and can be de-normalized by multiplying the X-axis scale by Fs.

## ANALOG OUTPUT CHARACTERISTICS (COMMERCIAL)

(Test Conditions (unless otherwise specified):  $T_A = -10$  to  $+70^\circ\text{C}$ ;  $VD = VLS = VLC = 3.3 \text{ V}\pm5\%$ ,  $VA = 5 \text{ V}\pm5\%$  or  $3.3 \text{ V}\pm5\%$ ; Full-scale 997 Hz output sine wave (see [Note 14](#)) into passive filter in [Figure 25 on page 51](#) and active filter in [Figure 25 on page 51](#); Measurement Bandwidth is 10 Hz to 20 kHz.)

Parameter	Differential			Single-Ended			Unit	
	Min	Typ	Max	Min	Typ	Max		
<b><i>Fs = 48 kHz, 96 kHz, 192 kHz</i></b>								
Dynamic Range								
18 to 24-Bit	A-weighted	102	108	-	99	105	-	dB
	unweighted	99	105	-	96	102	-	dB
16-Bit	A-weighted	-	99	-	-	96	-	dB
	unweighted	-	96	-	-	93	-	dB
Total Harmonic Distortion + Noise								
18 to 24-Bit	0 dB	-	-98	-92	-	-95	-89	dB
	-20 dB	-	-85	-	-	-82	-	dB
	-60 dB	-	-45	-	-	-42	-	dB
16-Bit	0 dB	-	-93	-	-	-90	-	dB
	-20 dB	-	-76	-	-	-73	-	dB
	-60 dB	-	-36	-	-	-33	-	dB
Interchannel Isolation	(1 kHz)	-	100	-	-	100	-	dB
<b>Analog Output</b>								
Full-Scale Output	1.235•VA	1.300•VA	1.365•VA	0.618•VA	0.650•VA	0.683•VA	Vpp	
Interchannel Gain Mismatch	-	0.1	0.25	-	0.1	0.25	dB	
Gain Drift	-	±100	-	-	±100	-	ppm/°C	
Output Impedance	-	100	-	-	100	-	Ω	
DC Current draw from an AOUT pin ( <a href="#">Note 13</a> )	-	-	10	-	-	10	µA	
AC-Load Resistance ( $R_L$ ) ( <a href="#">Note 15</a> )	3	-	-	3	-	-	kΩ	
Load Capacitance ( $C_L$ ) ( <a href="#">Note 15</a> )	-	-	100	-	-	100	pF	


## ANALOG OUTPUT CHARACTERISTICS (AUTOMOTIVE)

(Test Conditions (unless otherwise specified):  $T_A = -40$  to  $+85^\circ\text{C}$ ;  $VD = VLS = VLC = 3.3 \text{ V}\pm5\%$ ,  $VA = 5 \text{ V}\pm5\%$  or  $3.3 \text{ V}\pm5\%$ ; Full-scale 997 Hz output sine wave (see [Note 14](#)) in [Figure 25 on page 51](#) and [Figure 25 on page 51](#); Measurement Bandwidth is 10 Hz to 20 kHz.)


Parameter		Differential			Single-Ended			
		Min	Typ	Max	Min	Typ	Max	Unit
<b><i>Fs = 48 kHz, 96 kHz, 192 kHz</i></b>								
Dynamic Range								
18 to 24-Bit	A-weighted	(Note 12) 100/97	108	-	(Note 12) 97/94	105	-	dB
	unweighted	97/94	105	-	94/91	102	-	dB
16-Bit	A-weighted	-	99	-	-	96	-	dB
	unweighted	-	96	-	-	93	-	dB
Total Harmonic Distortion + Noise								
18 to 24-Bit	0 dB	-	-98	-90	-	-95	-87	dB
	-20 dB	-	-85	-	-	-82	-	dB
	-60 dB	-	-45	-	-	-42	-	dB
16-Bit	0 dB	-	-93	-	-	-90	-	dB
	-20 dB	-	-76	-	-	-73	-	dB
	-60 dB	-	-36	-	-	-33	-	dB
Interchannel Isolation	(1 kHz)	-	100	-	-	100	-	dB
<b>Analog Output</b>								
Full-Scale Output		1.210•VA	1.300•VA	1.392•VA	0.605•VA	0.650•VA	0.696•VA	Vpp
Interchannel Gain Mismatch		-	0.1	0.25	-	0.1	0.25	dB
Gain Drift		-	±100	-	-	±100	-	ppm/°C
Output Impedance		-	100	-	-	100	-	Ω
DC Current draw from an AOUT pin (Note 13)		-	-	10	-	-	10	µA
AC-Load Resistance ( $R_L$ ) (Note 15)		3	-	-	3	-	-	kΩ
Load Capacitance ( $C_L$ ) (Note 15)		-	-	100	-	-	100	pF

### Notes:

12. Specification for  $VA = 5 \text{ V}$ /specification for  $VA = 3.3 \text{ V}$ .
13. Guaranteed by design. The DC current draw represents the allowed current draw from the AOUT pin due to typical leakage through the electrolytic DC-blocking capacitors.
14. One LSB of triangular PDF dither is added to data.
15. Guaranteed by design. See 3.  $R_L$  and  $C_L$  reflect the recommended minimum resistance and maximum capacitance required for the internal op-amp's stability and signal integrity. In this circuit topology,  $C_L$  will effectively move the dominant pole of the two-pole amp in the output stage. Increasing this value beyond the recommended 100 pF can cause the internal op-amp to become unstable. See "[External Filters](#)" on page 48 for a recommended output filter.



**Figure 3. Output Test Load**



**Figure 4. Maximum Loading**

## COMBINED DAC INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE

Parameter (Notes 10, 16)		Min	Typ	Max	Unit
<b>Single-Speed Mode</b>					
Passband (Frequency Response)	to -0.05 dB corner	0	-	0.4780	Fs
	to -3 dB corner	0	-	0.4996	Fs
Frequency Response 10 Hz to 20 kHz		-0.2	-	+0.08	dB
StopBand		0.5465	-	-	Fs
StopBand Attenuation	(Note 17)	50	-	-	dB
Group Delay		-	10/Fs	-	s
De-emphasis Error (Note 18)	Fs = 32 kHz	-	-	+1.5/+0	dB
	Fs = 44.1 kHz	-	-	+0.05/-0.25	dB
	Fs = 48 kHz	-	-	-0.2/-0.4	dB
<b>Double-Speed Mode</b>					
Passband (Frequency Response)	to -0.1 dB corner	0	-	0.4650	Fs
	to -3 dB corner	0	-	0.4982	Fs
Frequency Response 10 Hz to 20 kHz		-0.2	-	+0.7	dB
StopBand		0.5770	-	-	Fs
StopBand Attenuation	(Note 17)	55	-	-	dB
Group Delay		-	5/Fs	-	s
<b>Quad-Speed Mode</b>					
Passband (Frequency Response)	to -0.1 dB corner	0	-	0.397	Fs
	to -3 dB corner	0	-	0.476	Fs
Frequency Response 10 Hz to 20 kHz		-0.2	-	+0.05	dB
StopBand		0.7	-	-	Fs
StopBand Attenuation	(Note 17)	51	-	-	dB
Group Delay		-	2.5/Fs	-	s

**Notes:**

16. Response is clock-dependent and will scale with Fs. Note that the response plots (Figures 33 to 44) have been normalized to Fs and can be de-normalized by multiplying the X-axis scale by Fs.
17. Single- and Double-Speed Mode Measurement Bandwidth is from Stopband to 3 Fs.  
Quad-Speed Mode Measurement Bandwidth is from Stopband to 1.34 Fs.
18. De-emphasis is only available in Single-Speed Mode.

## SWITCHING SPECIFICATIONS - ADC/DAC PORT

(Inputs: Logic 0 = DGND, Logic 1 = VLS, ADC\_SDOUT C<sub>LOAD</sub> = 15 pF.)

Parameters	Symbol	Min	Max	Units
<b>Slave Mode</b>				
RST pin Low Pulse Width	(Note 19)	1	-	ms
MCLK Frequency		0.512	50	MHz
MCLK Duty Cycle	(Note 20)	45	55	%
Input Sample Rate (FS pin)	F <sub>s</sub>	4	50	kHz
Double-Speed Mode (Note 21)	F <sub>s</sub>	50	100	kHz
Quad-Speed Mode (Note 22)	F <sub>s</sub>	100	200	kHz
SCLK Duty Cycle		45	55	%
SCLK High Time	t <sub>sckh</sub>	8	-	ns
SCLK Low Time	t <sub>scki</sub>	8	-	ns
FS Rising Edge to SCLK Rising Edge	t <sub>fss</sub>	5	-	ns
SCLK Rising Edge to FS Falling Edge	t <sub>fsh</sub>	16	-	ns
DAC_SDIN Setup Time Before SCLK Rising Edge	t <sub>ds</sub>	3	-	ns
DAC_SDIN Hold Time After SCLK Rising Edge	t <sub>dh</sub>	5	-	ns
DAC_SDIN Hold Time After SCLK Rising Edge	t <sub>dh1</sub>	5	-	ns
ADC_SDOUT Hold Time After SCLK Rising Edge	t <sub>dh2</sub>	10	-	ns
ADC_SDOUT Valid Before SCLK Rising Edge	t <sub>dval</sub>	15	-	ns

### Notes:

19. After powering up the CS42432, RST should be held low after the power supplies and clocks are settled.
20. See [Table 5 on page 41](#) for suggested MCLK frequencies.
21. VLS is limited to nominal 2.5 V to 5.0 V operation only.
22. ADC does not meet timing specification for Quad-Speed Mode.




Figure 5. TDM Serial Audio Interface Timing

## SWITCHING CHARACTERISTICS - AUX PORT

(Inputs: Logic 0 = DGND, Logic 1 = VLS.)

Parameters	Symbol	Min	Max	Units
<b>Master Mode</b>				
Output Sample Rate (AUX_LRCK)	All Speed Modes	$F_s$	-	LRCK kHz
AUX_SCLK Frequency			-	64·LRCK kHz
AUX_SCLK Duty Cycle		45	55	%
AUX_LRCK Edge to SCLK Rising Edge	$t_{lcks}$	-	5	ns
AUX_SDIN Setup Time Before SCLK Rising Edge	$t_{ds}$	3	-	ns
AUX_SDIN Hold Time After SCLK Rising Edge	$t_{dh}$	5	-	ns




Figure 6. Serial Audio Interface Slave Mode Timing


## SWITCHING SPECIFICATIONS - CONTROL PORT - I<sup>2</sup>C MODE

(VLC = 1.8 V - 5.0 V, VLS = VD = 3.3 V, VA = 5.0 V; Inputs: Logic 0 = DGND, Logic 1 = VLC, SDA C<sub>L</sub> = 30 pF)

Parameter	Symbol	Min	Max	Unit	
SCL Clock Frequency	f <sub>scl</sub>	-	100	KHz	
RST Rising Edge to Start	t <sub>irs</sub>	500	-	ns	
Bus Free Time Between Transmissions	t <sub>buf</sub>	4.7	-	μs	
Start Condition Hold Time (prior to first clock pulse)	t <sub>hdst</sub>	4.0	-	μs	
Clock Low time	t <sub>low</sub>	4.7	-	μs	
Clock High Time	t <sub>high</sub>	4.0	-	μs	
Setup Time for Repeated Start Condition	t <sub>sust</sub>	4.7	-	μs	
SDA Hold Time from SCL Falling	(Note 23)	t <sub>hdd</sub>	0	-	μs
SDA Setup time to SCL Rising	t <sub>sud</sub>	250	-	ns	
Rise Time of SCL and SDA	(Note 24)	t <sub>rc</sub>	-	1	μs
Fall Time SCL and SDA	(Note 24)	t <sub>fc</sub>	-	300	ns
Setup Time for Stop Condition	t <sub>susp</sub>	4.7	-	μs	
Acknowledge Delay from SCL Falling	t <sub>ack</sub>	300	1000	ns	

### Notes:

23. Data must be held for sufficient time to bridge the transition time, t<sub>fc</sub>, of SCL.
24. Guaranteed by design.



**Figure 7. Control Port Timing - I<sup>2</sup>C Format**

## SWITCHING SPECIFICATIONS - CONTROL PORT - SPI FORMAT


(VLC = 1.8 V - 5.0 V, VLS = VD = 3.3 V, VA = 5.0 V; Inputs: Logic 0 = DGND, Logic 1 = VLC, CDOUT C<sub>L</sub> = 30 pF)

Parameter	Symbol	Min	Max	Units	
CCLK Clock Frequency	f <sub>sck</sub>	0	6.0	MHz	
RST Rising Edge to CS Falling	t <sub>srs</sub>	20	-	ns	
CS Falling to CCLK Edge	t <sub>css</sub>	20	-	ns	
CS High Time Between Transmissions	t <sub>csh</sub>	1.0	-	μs	
CCLK Low Time	t <sub>scl</sub>	66	-	ns	
CCLK High Time	t <sub>sch</sub>	66	-	ns	
CDIN to CCLK Rising Setup Time	t <sub>dsu</sub>	40	-	ns	
CCLK Rising to DATA Hold Time	(Note 25)	t <sub>dh</sub>	15	-	ns
CCLK Falling to CDOUT Stable	t <sub>pd</sub>	-	50	ns	
Rise Time of CDOUT	t <sub>r1</sub>	-	25	ns	
Fall Time of CDOUT	t <sub>f1</sub>	-	25	ns	
Rise Time of CCLK and CDIN	(Note 26)	t <sub>r2</sub>	-	100	ns
Fall Time of CCLK and CDIN	(Note 26)	t <sub>f2</sub>	-	100	ns

**Notes:**

25. Data must be held for sufficient time to bridge the transition time of CCLK.

26. For f<sub>sck</sub> < 1 MHz.



**Figure 8. Control Port Timing - SPI Format**

## DC ELECTRICAL CHARACTERISTICS

(AGND = 0 V; all voltages with respect to ground.)

Parameters	Symbol	Min	Typ	Max	Units
<b>Normal Operation (Note 27)</b>					
Power Supply Current VLS = VLC = VD = 3.3 V (Note 28)	I <sub>A</sub> I <sub>DT</sub>	- -	80 60.6	- -	mA
Power Dissipation VLS = VLC = VD = 3.3 V, 5 V		-	600	850	mW
Power Supply Rejection Ratio (Note 29) 1 kHz 60 Hz	PSRR	- -	60 40	- -	dB
<b>Power-Down Mode (Note 30)</b>					
Power Dissipation VLS = VLC = VD = 3.3 V, VA = 5 V		-	1.25	-	mW
<b>VQ Characteristics</b>					
Nominal Voltage		-	0.5•VA	-	V
Output Impedance		-	23	-	kΩ
DC Current Source/Sink (Note 31)		-	-	10	μA
FILT+ Nominal Voltage		-	VA	-	V

### Notes:

27. Normal operation is defined as  $\overline{RST} = HI$  with a 997 Hz, 0 dBFS input to the DAC and AUX port, and a 1 kHz, -1 dB analog input to the ADC port sampled at the highest  $F_s$  for each speed mode. DAC outputs are open, unless otherwise specified.
28. I<sub>DT</sub> measured with no external loading on pin (SDA).
29. Valid with the recommended capacitor values on FILT+ and VQ. Increasing the capacitance will also increase the PSRR.
30. Power-Down Mode is defined as  $\overline{RST} = LO$  with all clocks and data lines held static and no analog input.
31. Guaranteed by design. The DC current draw represents the allowed current draw from the VQ pin due to typical leakage through the electrolytic de-coupling capacitors.

## DIGITAL INTERFACE SPECIFICATIONS & CHARACTERISTICS

Parameters (Note 32)	Symbol	Min	Typ	Max	Units
High-Level Output Voltage at I <sub>O</sub> =2 mA Control Port	V <sub>OH</sub>	VLS-1.0 VLC-1.0	- -	- -	V
Low-Level Output Voltage at I <sub>O</sub> =2 mA Control Port	V <sub>OL</sub>	- -	- -	0.4 0.4	V
High-Level Input Voltage Control Port	V <sub>IH</sub>	0.7xVLS 0.7xVLC	- -	- -	V
Low-Level Input Voltage Control Port	V <sub>IL</sub>	- -	- -	0.2xVLS 0.2xVLC	V
Leakage Current	I <sub>in</sub>	-	-	±10	μA
Input Capacitance (Note 24)		-	-	10	pF

### Notes:

32. See "Digital I/O Pin Characteristics" on page 8 for serial and control port power rails.