



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



108 dB, 192 kHz 6-In, 8-Out CODEC

FEATURES

- ◆ Six 24-bit A/D, Eight 24-bit D/A Converters
- ◆ ADC Dynamic Range
 - 105 dB Differential
 - 102 dB Single-Ended
- ◆ DAC Dynamic Range
 - 108 dB Differential
 - 105 dB Single-Ended
- ◆ ADC/DAC THD+N
 - -98 dB Differential
 - -95 dB Single-Ended
- ◆ Compatible with Industry-Standard Time Division Multiplexed (TDM) Serial Interface
- ◆ System Sampling Rates up to 192 kHz
- ◆ Programmable ADC High-Pass Filter for DC Offset Calibration
- ◆ Logarithmic Digital Volume Control
- ◆ I²C™ & SPI™ Host Control Port
- ◆ Supports Logic Levels Between 5 V and 1.8 V
- ◆ Popguard® Technology

GENERAL DESCRIPTION

The CS42448 CODEC provides six multi-bit analog-to-digital and eight multi-bit digital-to-analog delta-sigma converters. The CODEC is capable of operation with either differential or single-ended inputs and outputs, in a 64-pin LQFP package.


Six fully differential, or single-ended, inputs are available on stereo ADC1, ADC2, and ADC3. When operating in Single-Ended Mode, an internal MUX before ADC3 allows selection from up to four single-ended inputs. Digital volume control is provided for each ADC channel, with selectable overflow detection.

All eight DAC channels provide digital volume control and can operate with differential or single-ended outputs.

An auxiliary serial input is available for an additional two channels of PCM data.

The CS42448 is available in a 64-pin LQFP package in Commercial (-10°C to +70°C) and Automotive (-40°C to +105°C) grades. The CDB42448 Customer Demonstration Board is also available for device evaluation and implementation suggestions. Please refer to [“Ordering Information” on page 65](#) for complete ordering information.

The CS42448 is ideal for audio systems requiring wide dynamic range, negligible distortion and low noise, such as A/V receivers, DVD receivers, and automotive audio systems.



*Optional MUX allows selection from up to 4 single-ended inputs.

TABLE OF CONTENTS

1. PIN DESCRIPTIONS	6
1.1 Digital I/O Pin Characteristics	8
2. TYPICAL CONNECTION DIAGRAM	9
3. CHARACTERISTICS AND SPECIFICATIONS	10
RECOMMENDED OPERATING CONDITIONS	10
ABSOLUTE MAXIMUM RATINGS	10
ANALOG INPUT CHARACTERISTICS (COMMERCIAL)	11
ANALOG INPUT CHARACTERISTICS (AUTOMOTIVE)	12
ADC DIGITAL FILTER CHARACTERISTICS	13
ANALOG OUTPUT CHARACTERISTICS (COMMERCIAL)	14
ANALOG OUTPUT CHARACTERISTICS (AUTOMOTIVE)	15
COMBINED DAC INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE	17
SWITCHING SPECIFICATIONS - ADC/DAC PORT	18
SWITCHING CHARACTERISTICS - AUX PORT	20
SWITCHING SPECIFICATIONS - CONTROL PORT - I ² C MODE	21
SWITCHING SPECIFICATIONS - CONTROL PORT - SPI FORMAT	22
DC ELECTRICAL CHARACTERISTICS	23
DIGITAL INTERFACE SPECIFICATIONS & CHARACTERISTICS	24
4. APPLICATIONS	25
4.1 Overview	25
4.2 Analog Inputs	25
4.2.1 Line-Level Inputs	25
4.2.2 ADC3 Analog Input	26
4.2.3 High-Pass Filter and DC Offset Calibration	27
4.3 Analog Outputs	27
4.3.1 Initialization	27
4.3.2 Output Transient Control	29
4.3.3 Popguard	29
4.3.3.1 Power-Up	29
4.3.3.2 Power-Down	29
4.3.4 Mute Control	29
4.3.5 Line-Level Outputs and Filtering	30
4.3.6 Digital Volume Control	30
4.3.7 De-Emphasis Filter	30
4.4 System Clocking	31
4.5 CODEC Digital Interface Formats	32
4.5.1 I ² S	33
4.5.2 Left-Justified	33
4.5.3 Right-Justified	33
4.5.4 OLM #1	33
4.5.5 OLM #2	34
4.5.6 TDM	34
4.5.7 I/O Channel Allocation	35
4.6 AUX Port Digital Interface Formats	35
4.6.1 I ² S	35
4.6.2 Left-Justified	36
4.7 Control Port Description and Timing	36
4.7.1 SPI Mode	36
4.7.2 I ² C Mode	37
4.8 Interrupts	38
4.9 Recommended Power-Up Sequence	39
4.10 Reset and Power-Up	39

4.11 Power Supply, Grounding, and PCB Layout	39
5. REGISTER QUICK REFERENCE	40
6. REGISTER DESCRIPTION	42
6.1 Memory Address Pointer (MAP)	42
6.1.1 Increment (INCR)	42
6.1.2 Memory Address Pointer (MAP[6:0])	42
6.2 Chip I.D. and Revision Register (Address 01h) (Read Only)	42
6.2.1 Chip I.D. (CHIP_ID[3:0])	42
6.2.2 Chip Revision (REV_ID[3:0])	42
6.3 Power Control (Address 02h)	43
6.3.1 Power Down ADC Pairs (PDN_ADCX)	43
6.3.2 Power Down DAC Pairs (PDN_DACX)	43
6.3.3 Power Down (PDN)	43
6.4 Functional Mode (Address 03h)	44
6.4.1 DAC Functional Mode (DAC_FM[1:0])	44
6.4.2 ADC Functional Mode (ADC_FM[1:0])	44
6.4.3 MCLK Frequency (MFREQ[2:0])	44
6.5 Interface Formats (Address 04h)	45
6.5.1 Freeze Controls (FREEZE)	45
6.5.2 Auxiliary Digital Interface Format (AUX_DIF)	45
6.5.3 DAC Digital Interface Format (DAC_DIF[2:0])	45
6.5.4 ADC Digital Interface Format (ADC_DIF[2:0])	46
6.6 ADC Control & DAC De-Emphasis (Address 05h)	46
6.6.1 ADC1-2 High-Pass Filter Freeze (ADC1-2_HPF FREEZE)	46
6.6.2 ADC3 High Pass Filter Freeze (ADC3_HPF FREEZE)	47
6.6.3 DAC De-Emphasis Control (DAC_DEM)	47
6.6.4 ADC1 Single-Ended Mode (ADC1 SINGLE)	47
6.6.5 ADC2 Single-Ended Mode (ADC2 SINGLE)	47
6.6.6 ADC3 Single-Ended Mode (ADC3 SINGLE)	48
6.6.7 Analog Input Ch. 5 Multiplexer (AIN5_MUX)	48
6.6.8 Analog Input Ch. 6 Multiplexer (AIN6_MUX)	48
6.7 Transition Control (Address 06h)	48
6.7.1 Single Volume Control (DAC_SNGVOL, ADC_SNGVOL)	48
6.7.2 Soft Ramp and Zero Cross Control (ADC_SZC[1:0], DAC_SZC[1:0])	49
6.7.3 Auto-Mute (AMUTE)	49
6.7.4 Mute ADC Serial Port (MUTE ADC_SP)	50
6.8 DAC Channel Mute (Address 07h)	50
6.8.1 Independent Channel Mute (AOUTX_MUTE)	50
6.9 AOUTX Volume Control (Addresses 08h- 0Fh)	50
6.9.1 Volume Control (AOUTX_VOL[7:0])	50
6.10 DAC Channel Invert (Address 10h)	51
6.10.1 Invert Signal Polarity (INV_AOUTX)	51
6.11 AINX Volume Control (Address 11h-16h)	51
6.11.1 AINX Volume Control (AINX_VOL[7:0])	51
6.12 ADC Channel Invert (Address 17h)	51
6.12.1 Invert Signal Polarity (INV_AINX)	51
6.13 Status Control (Address 18h)	52
6.13.1 Interrupt Pin Control (INT[1:0])	52
6.14 Status (Address 19h) (Read Only)	52
6.14.1 DAC CLOCK ERROR (DAC_CLK ERROR)	52
6.14.2 ADC CLOCK ERROR (ADC_CLK ERROR)	52
6.14.3 ADC Overflow (ADCX_OVFL)	52
6.15 Status Mask (Address 1Ah)	53
6.16 MUTEC Pin Control (Address 1Bh)	53

6.17 MUTE C Polarity Select (MCPOLARITY)	53
6.18 MUTE CONTROL ACTIVE (MUTE C ACTIVE)	53
7. EXTERNAL FILTERS	54
7.1 ADC Input Filter	54
7.1.1 Passive Input Filter	55
7.1.2 Passive Input Filter w/Attenuation	55
7.2 DAC Output Filter	57
8. ADC FILTER PLOTS	58
9. DAC FILTER PLOTS	60
10. PARAMETER DEFINITIONS	62
11. REFERENCES	63
12. PACKAGE INFORMATION	64
12.1 Thermal Characteristics	64
13. ORDERING INFORMATION	65
14. REVISION HISTORY	65

LIST OF FIGURES


Figure 1. Typical Connection Diagram	9
Figure 2. Output Test Circuit for Maximum Load	16
Figure 3. Maximum Loading	16
Figure 4. Serial Audio Interface Slave Mode Timing	18
Figure 5. TDM Serial Audio Interface Timing	18
Figure 6. Serial Audio Interface Master Mode Timing	19
Figure 7. Serial Audio Interface Timing	20
Figure 8. Control Port Timing - I ² C Format	21
Figure 9. Control Port Timing - SPI Format	22
Figure 10. Full-Scale Input	26
Figure 11. ADC3 Input Topology	26
Figure 12. Audio Output Initialization Flow Chart	28
Figure 13. Full-Scale Output	30
Figure 14. De-Emphasis Curve	31
Figure 15. I ² S Format	33
Figure 16. Left Justified Format	33
Figure 17. Right Justified Format	33
Figure 18. One-Line Mode #1 Format	33
Figure 19. One Line Mode #2 Format	34
Figure 20. TDM Format	34
Figure 21. AUX I ² S Format	35
Figure 22. AUX Left-Justified Format	36
Figure 23. Control Port Timing in SPI Mode	37
Figure 24. Control Port Timing, I ² C Write	37
Figure 25. Control Port Timing, I ² C Read	38
Figure 26. Single to Differential Active Input Filter	54
Figure 27. Single-Ended Active Input Filter	54
Figure 28. Passive Input Filter	55
Figure 29. Passive Input Filter w/Attenuation	56
Figure 30. Active Analog Output Filter	57
Figure 31. Passive Analog Output Filter	57
Figure 32. SSM Stopband Rejection	58
Figure 33. SSM Transition Band	58
Figure 34. SSM Transition Band (Detail)	58
Figure 35. SSM Passband Ripple	58
Figure 36. DSM Stopband Rejection	58

Figure 37.DSM Transition Band	58
Figure 38.DSM Transition Band (Detail)	59
Figure 39.DSM Passband Ripple	59
Figure 40.QSM Stopband Rejection	59
Figure 41.QSM Transition Band	59
Figure 42.QSM Transition Band (Detail)	59
Figure 43.QSM Passband Ripple	59
Figure 44.SSM Stopband Rejection	60
Figure 45.SSM Transition Band	60
Figure 46.SSM Transition Band (detail)	60
Figure 47.SSM Passband Ripple	60
Figure 48.DSM Stopband Rejection	60
Figure 49.DSM Transition Band	60
Figure 50.DSM Transition Band (detail)	61
Figure 51.DSM Passband Ripple	61
Figure 52.QSM Stopband Rejection	61
Figure 53.QSM Transition Band	61
Figure 54.QSM Transition Band (detail)	61
Figure 55.QSM Passband Ripple	61

LIST OF TABLES

Table 1. I/O Power Rails	8
Table 2. Single-Speed Mode Common Frequencies	31
Table 3. Double-Speed Mode Common Frequencies	31
Table 4. Quad-Speed Mode Common Frequencies	31
Table 5. I ² S, LJ, RJ Clock Ratios	32
Table 6. OLM #1 Clock Ratios	32
Table 7. OLM #2 Clock Ratios	32
Table 8. TDM Clock Ratios	32
Table 9. Serial Audio Interface Channel Allocations	35
Table 10. MCLK Frequency Settings for I ² S, Left and Right Justified Interface Formats	44
Table 12. DAC Digital Interface Formats	45
Table 11. MCLK Frequency Settings for TDM & OLM Interface Formats	45
Table 13. ADC Digital Interface Formats	46
Table 14. Example AOUT Volume Settings	50
Table 15. Example AIN Volume Settings	51

1. PIN DESCRIPTIONS



Pin Name	#	Pin Description
AD0/CS	1	Address Bit [0]/ Chip Select (Input) - Chip address bit in I ² C Mode. Control signal used to select the chip in SPI Mode.
AD1/CDIN	2	Address Bit [1]/ SPI Data Input (Input) - Chip address bit in I ² C Mode. Input for SPI data.
RST	3	Reset (Input) - The device enters a low power mode and all internal registers are reset to their default settings when low.
VLC	4	Control Port Power (Input) - Determines the required signal level for the control port. See "Digital I/O Pin Characteristics" on page 8.
ADC_LRCK	5	ADC Left/Right Clock (Input/Output) - Determines which channel, Left or Right, is currently active on the ADC serial audio data line. Signals the start of a new TDM frame in the TDM digital interface format.
VD	6, 24	Digital Power (Input) - Positive terminal of the power supply for the digital section.
DGND	7, 23, 62	Digital Ground (Input) - Ground terminal of the power supply for the digital section.
VLS	8	Serial Port Interface Power (Input) - Determines the required signal level for the serial interfaces. See "Digital I/O Pin Characteristics" on page 8.
ADC_SCLK	9	ADC Serial Clock (Input/Output) - Serial clock for the ADC serial audio interface. Input frequency must be 256xFs in the TDM digital interface format.
MCLK	10	Master Clock (Input) - Clock source for the delta-sigma modulators and digital filters.
ADC_SDOOUT1 ADC_SDOOUT2 ADC_SDOOUT3	13 12 11	Serial Audio Data Output (Output) - Outputs for two's complement serial audio data.

DAC_SDIN1	17	DAC Serial Audio Data Input (Input) - Input for two's complement serial audio data.
DAC_SDIN2	16	
DAC_SDIN3	15	
DAC_SDIN4	14	
DAC_SCLK	18	DAC Serial Clock (Input/Output) - Serial clock for the DAC serial audio interface. Input frequency must be 256xFs in the TDM digital interface format.
DAC_LRCK	19	DAC Left/Right Clock (Input/Output) - Determines which channel, Left or Right, is currently active on the DAC serial audio data line. Signals the start of a new TDM frame in the TDM digital interface format.
AUX_LRCK	20	Auxiliary Left/Right Clock (Output) - Determines which channel, Left or Right, is currently active on the Auxiliary serial audio data line. Derived from the ADC serial port and equals Fs.
AUX_SCLK	21	Auxiliary Serial Clock (Output) - Serial clock for the Auxiliary serial audio interface.
AUX_SDIN	22	Auxiliary Serial Input (Input) - Provides an additional serial input for two's complement serial audio data. Used only in the TDM digital interface format.
AOUT1 +,-	26,25	Differential Analog Output (Output) - The full-scale analog output level is specified in the Analog Characteristics table. Each leg of the differential outputs may also be used single-ended.
AOUT2 +,-	27,28	
AOUT3 +,-	30,29	
AOUT4 +,-	31,32	
AOUT5 +,-	34,33	
AOUT6 +,-	36,37	
AOUT7 +,-	39,38	
AOUT8 +,-	40,41	
AGND	42,56	Analog Ground (Input) - Ground reference for the analog section.
VQ	43	Quiescent Voltage (Output) - Filter connection for internal quiescent reference voltage.
VA	44,53	Analog Power (Input) - Positive power supply for the analog section. See “Digital I/O Pin Characteristics” on page 8 .
AIN1 +,-	46,45	Differential Analog Input (Input) - Signals are presented differentially or single-ended to the delta-sigma modulators. The full-scale input level is specified in the Analog Characteristics specification table. See below for a description of AIN5-AIN6 in Single-Ended Mode.
AIN2 +,-	48,47	
AIN3 +,-	50,49	
AIN4 +,-	52,51	
AIN5 +,-	58,57	
AIN6 +,-	60,59	
AIN5 A,B	58,57	Single-Ended Analog Input (Input) - When stereo ADC3 is in Single-Ended Mode, an internal analog mux allows selection between 2 channels for both analog inputs AIN5 and AIN6 (see Section 4.2.2 on page 26 for details). The unused leg of each input is internally connected to common mode. The full-scale input level is specified in the Analog Characteristics table.
AIN6 A,B	60,59	
MUTE_C	35	Mute Control (Output) - Used as a control for external mute circuits to prevent the clicks and pops that can occur in any single supply system.
FILT+_DAC	54	Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling circuits of the DAC.
FILT+_ADC	55	Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling circuits of the ADC.
INT	61	Interrupt (Output) - Signals either an ADC overflow condition has occurred in one or more of the ADC inputs, or a clocking error has occurred in the DAC/ADC as specified in the Interrupt register.
SCL/CCLK	63	Serial Control Port Clock (Input) - Serial clock for the control port interface.
SDA/CDOUT	64	Serial Control Data I/O (Input/Output) - Input/Output for I ² C data. Output for SPI data.

1.1 Digital I/O Pin Characteristics

Various pins on the CS42448 are powered from separate power supply rails. The logic level for each input should adhere to the corresponding power rail and should not exceed the maximum ratings.

Power Rail	Pin Name	I/O	Driver	Receiver
VLC	$\overline{\text{RST}}$	Input	-	1.8 V - 5.0 V, CMOS
	SCL/CCLK	Input	-	1.8 V - 5.0 V, CMOS, with Hysteresis
	SDA/CDOUT	Input/ Output	1.8 V - 5.0 V, CMOS/Open Drain	1.8 V - 5.0 V, CMOS, with Hysteresis
	$\overline{\text{AD0/CS}}$	Input	-	1.8 V - 5.0 V, CMOS
	AD1/CDIN	Input	-	1.8 V - 5.0 V, CMOS
	INT	Output	1.8 V - 5.0 V, CMOS/Open Drain	-
VLS	MCLK	Input	-	1.8 V - 5.0 V, CMOS
	ADC_LRCK	Input/ Output	1.8 V - 5.0 V, CMOS	1.8 V - 5.0 V, CMOS
	ADC_SCLK	Input/ Output	1.8 V - 5.0 V, CMOS	1.8 V - 5.0 V, CMOS
	ADC_SDOOUT1-3	Output	1.8 V - 5.0 V, CMOS	-
	DAC_LRCK	Input/ Output	1.8 V - 5.0 V, CMOS	1.8 V - 5.0 V, CMOS
	DAC_SCLK	Input/ Output	1.8 V - 5.0 V, CMOS	1.8 V - 5.0 V, CMOS
	DAC_SDIN1-4	Input	-	1.8 V - 5.0 V, CMOS
	AUX_LRCK	Output	1.8 V - 5.0 V, CMOS	-
	AUX_SCLK	Output	1.8 V - 5.0 V, CMOS	-
	AUX_SDIN	Input	-	1.8 V - 5.0 V, CMOS
VA	MUTE $\overline{\text{C}}$	Output	3.3 V - 5.0 V, CMOS	-

Table 1. I/O Power Rails

2. TYPICAL CONNECTION DIAGRAM




Figure 1. Typical Connection Diagram

3. CHARACTERISTICS AND SPECIFICATIONS

RECOMMENDED OPERATING CONDITIONS

(AGND = DGND = 0 V, all voltages with respect to ground.)

Parameters	Symbol	Min	Max	Units
DC Power Supply				
Analog (Note 1)	VA	3.14	5.25	V
Digital	VD	3.14	5.25	V
Serial Audio Interface (Note 2)	VLS	1.71	5.25	V
Control Port Interface	VLC	1.71	5.25	V
Ambient Temperature				
Commercial -CQZ	T _A	-10	+70	°C
Automotive -DQZ		-40	+105	°C

ABSOLUTE MAXIMUM RATINGS

(AGND = DGND = 0 V; all voltages with respect to ground.)

Parameters	Symbol	Min	Max	Units
DC Power Supply	Analog VA	-0.3	6.0	V
	Digital VD	-0.3	6.0	V
	Serial Port Interface VLS	-0.3	6.0	V
	Control Port Interface VLC	-0.3	6.0	V
Input Current (Note 3)	I _{in}	-	±10	mA
Analog Input Voltage (Note 4)	V _{IN}	AGND-0.7	VA+0.7	V
Digital Input Voltage	Serial Port Interface V _{IND-S}	-0.3	VLS+ 0.4	V
	Control Port Interface V _{IND-C}	-0.3	VLC+ 0.4	V
Ambient Operating Temperature (power applied)	T _A	-50	+125	°C
Storage Temperature	T _{stg}	-65	+150	°C

WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

Notes:

1. Typical Analog input/output performance will slightly degrade at VA = 3.3 V.
2. The ADC_SDOUT may not meet timing requirements in TDM, Double-Speed Mode.
3. Any pin except supplies. Transient currents of up to ±100 mA on the analog input pins will not cause SCR latch-up.
4. The maximum over/under voltage is limited by the input current.

ANALOG INPUT CHARACTERISTICS (COMMERCIAL)

Test Conditions (unless otherwise specified): $T_A = -10$ to $+70^\circ\text{C}$; $V_D = V_{LS} = V_{LC} = 3.3\text{ V} \pm 5\%$, $V_A = 5\text{ V} \pm 5\%$;
 Full-scale input sine wave: 1 kHz through the active input filter in [Figure 26 on page 54](#) and [Figure 27 on page 54](#);
 Measurement Bandwidth is 10 Hz to 20 kHz.

Parameter		Differential			Single-Ended			Unit
		Min	Typ	Max	Min	Typ	Max	
Fs=48 kHz, 96 kHz, 192 kHz								
Dynamic Range	A-weighted	99	105	-	96	102	-	dB
	unweighted	96	102	-	93	99	-	dB
	40 kHz bandwidth unweighted	-	99	-	-	96	-	dB
Total Harmonic Distortion + Noise (Note 5)	-1 dB	-	-98	-92	-	-95	-89	dB
	-20 dB	-	-82	-	-	-79	-	dB
	-60 dB	-	-42	-	-	-39	-	dB
	40 kHz bandwidth -1 dB	-	-90	-	-	-90	-	dB
ADC1-3 Interchannel Isolation		-	90	-	-	90	-	dB
ADC3 MUX Interchannel Isolation		-	90	-	-	90	-	dB
DC Accuracy								
Interchannel Gain Mismatch		-	0.1	-	-	0.1	-	dB
Gain Drift		-	± 100	-	-	± 100	-	ppm/ $^\circ\text{C}$
Analog Input								
Full-Scale Input Voltage		1.06*VA	1.12*VA	1.18*VA	0.53*VA	0.56*VA	0.59*VA	Vpp
Differential Input Impedance (Notes 6 & 8)		23	29	32				k Ω
Single-Ended Input Impedance (Notes 7 & 8)		-	-	-	23	29	32	k Ω
Common Mode Rejection Ratio (CMRR)		-	82	-	-	-	-	dB

ANALOG INPUT CHARACTERISTICS (AUTOMOTIVE)

Test Conditions (unless otherwise specified): $T_A = -40$ to $+85^\circ\text{C}$; $V_D = V_{LS} = V_{LC} = 3.3 V \pm 5\%$, $V_A = 5 V \pm 5\%$;
 Full-scale input sine wave: 1 kHz through the active input filter in [Figure 26 on page 54](#) and [Figure 27 on page 54](#);
 Measurement Bandwidth is 10 Hz to 20 kHz.

Parameter		Differential			Single-Ended			Unit
		Min	Typ	Max	Min	Typ	Max	
Fs=48 kHz, 96 kHz, 192 kHz								
Dynamic Range	A-weighted	97	105	-	94	102	-	dB
	unweighted	94	102	-	91	99	-	dB
	40 kHz bandwidth unweighted	-	99	-	-	96	-	dB
Total Harmonic Distortion + Noise (Note 5)	-1 dB	-	-98	-90	-	-95	-87	dB
	-20 dB	-	-82	-	-	-79	-	dB
	-60 dB	-	-42	-	-	-39	-	dB
	40 kHz bandwidth -1 dB	-	-87	-	-	-87	-	dB
ADC1-3 Interchannel Isolation		-	90	-	-	90	-	dB
ADC3 MUX Interchannel Isolation		-	85	-	-	85	-	dB
DC Accuracy								
Interchannel Gain Mismatch		-	0.1	-	-	0.1	-	dB
Gain Drift		-	± 100	-	-	± 100	-	ppm/ $^\circ\text{C}$
Analog Input								
Full-Scale Input Voltage		1.04*VA	1.12*VA	1.20*VA	0.52*VA	0.56*VA	0.60*VA	V _{pp}
Differential Input Impedance (Notes 6 & 8)		23	29	32				k Ω
Single-Ended Input Impedance (Notes 7 & 8)		-	-	-	23	29	32	k Ω
Common Mode Rejection Ratio (CMRR)		-	82	-	-	-	-	dB

Notes:

5. Referred to the typical full-scale voltage.
6. Measured between AINx+ and AINx-.
7. Measured between AINxx and AGND.
8. The input impedance scales inversely proportionate to the sample rate of the ADC modulator.

ADC DIGITAL FILTER CHARACTERISTICS

Parameter (Notes 9, 10)		Min	Typ	Max	Unit
Single-Speed Mode (Note 10)					
Passband (Frequency Response)	to -0.1 dB corner	0	-	0.4896	Fs
Passband Ripple		-	-	0.08	dB
Stopband		0.5688	-	-	Fs
Stopband Attenuation		70	-	-	dB
Total Group Delay		-	12/Fs	-	s
Double-Speed Mode (Note 10)					
Passband (Frequency Response)	to -0.1 dB corner	0	-	0.4896	Fs
Passband Ripple		-	-	0.16	dB
Stopband		0.5604	-	-	Fs
Stopband Attenuation		69	-	-	dB
Total Group Delay		-	9/Fs	-	s
Quad-Speed Mode (Note 10)					
Passband (Frequency Response)	to -0.1 dB corner	0	-	0.2604	Fs
Passband Ripple		-	-	0.16	dB
Stopband		0.5000	-	-	Fs
Stopband Attenuation		60	-	-	dB
Total Group Delay		-	5/Fs	-	s
High-Pass Filter Characteristics					
Frequency Response	-3.0 dB	-	1	-	Hz
	-0.13 dB		20	-	Hz
Phase Deviation	@ 20 Hz	-	10	-	Deg
Passband Ripple		-	-	0	dB
Filter Settling Time		-	10 ⁵ /Fs	0	s

Notes:

9. Filter response is guaranteed by design.
10. Response is clock-dependent and will scale with Fs. Note that the response plots (Figures 32 to 43) have been normalized to Fs and can be de-normalized by multiplying the X-axis scale by Fs.

ANALOG OUTPUT CHARACTERISTICS (COMMERCIAL)

Test Conditions (unless otherwise specified): $T_A = -10$ to $+70^\circ\text{C}$; $V_D = V_{LS} = V_{LC} = 3.3\text{ V}\pm 5\%$, $V_A = 5\text{ V}\pm 5\%$;
 Full-scale 997 Hz output sine wave (see [Note 12](#)) into passive filter in [Figure 32 on page 58](#) and active filter in [Figure 32 on page 58](#); Measurement Bandwidth is 10 Hz to 20 kHz.

Parameter	Differential			Single-Ended			Unit	
	Min	Typ	Max	Min	Typ	Max		
<i>F_s = 48 kHz, 96 kHz, 192 kHz</i>								
Dynamic Range								
18 to 24-Bit	A-weighted	102	108	-	99	105	-	dB
	unweighted	99	105	-	96	102	-	dB
16-Bit	A-weighted	-	99	-	-	96	-	dB
	unweighted	-	96	-	-	93	-	dB
Total Harmonic Distortion + Noise								
18 to 24-Bit	0 dB	-	-98	-92	-	-95	-89	dB
	-20 dB	-	-85	-	-	-82	-	dB
	-60 dB	-	-45	-	-	-42	-	dB
16-Bit	0 dB	-	-93	-	-	-90	-	dB
	-20 dB	-	-76	-	-	-73	-	dB
	-60 dB	-	-36	-	-	-33	-	dB
Interchannel Isolation	(1 kHz)	-	100	-	-	100	-	dB
<i>Analog Output</i>								
Full-Scale Output		1.235•V _A	1.300•V _A	1.365•V _A	0.618•V _A	0.650•V _A	0.683•V _A	V _{pp}
Interchannel Gain Mismatch		-	0.1	0.25	-	0.1	0.25	dB
Gain Drift		-	±100	-	-	±100	-	ppm/°C
Output Impedance		-	100	-	-	100	-	Ω
DC Current draw from an AOUT pin	(Note 11)	-	-	10	-	-	10	μA
AC-Load Resistance (R _L)	(Note 13)	3	-	-	3	-	-	kΩ
Load Capacitance (C _L)	(Note 13)	-	-	100	-	-	100	pF

ANALOG OUTPUT CHARACTERISTICS (AUTOMOTIVE)

Test Conditions (unless otherwise specified): $T_A = -40$ to $+85^\circ\text{C}$; $V_D = V_{LS} = V_{LC} = 3.3\text{ V} \pm 5\%$, $V_A = 5\text{ V} \pm 5\%$; Full-scale 997 Hz output sine wave (see [Note 12](#)) in [Figure 32 on page 58](#) and [Figure 32 on page 58](#); Measurement Bandwidth is 10 Hz to 20 kHz.

Parameter	Differential			Single-Ended			Unit	
	Min	Typ	Max	Min	Typ	Max		
<i>F_s = 48 kHz, 96 kHz, 192 kHz</i>								
Dynamic Range								
18 to 24-Bit	A-weighted	100	108	-	97	105	-	dB
	unweighted	97	105	-	94	102	-	dB
16-Bit	A-weighted	-	99	-	-	96	-	dB
	unweighted	-	96	-	-	93	-	dB
Total Harmonic Distortion + Noise								
18 to 24-Bit	0 dB	-	-98	-90	-	-95	-87	dB
	-20 dB	-	-85	-	-	-82	-	dB
	-60 dB	-	-45	-	-	-42	-	dB
16-Bit	0 dB	-	-93	-	-	-90	-	dB
	-20 dB	-	-76	-	-	-73	-	dB
	-60 dB	-	-36	-	-	-33	-	dB
Interchannel Isolation	(1 kHz)	-	100	-	-	100	-	dB
<i>Analog Output</i>								
Full-Scale Output		1.210•V _A	1.300•V _A	1.392•V _A	0.605•V _A	0.650•V _A	0.696•V _A	V _{pp}
Interchannel Gain Mismatch		-	0.1	0.25	-	0.1	0.25	dB
Gain Drift		-	±100	-	-	±100	-	ppm/°C
Output Impedance		-	100	-	-	100	-	Ω
DC Current draw from an AOUT pin	(Note 11)	-	-	10	-	-	10	μA
AC-Load Resistance (R _L)	(Note 13)	3	-	-	3	-	-	kΩ
Load Capacitance (C _L)	(Note 13)	-	-	100	-	-	100	pF

Notes:

11. Guaranteed by design. The DC current draw represents the allowed current draw from the AOUT pin due to typical leakage through the electrolytic DC-blocking capacitors.
12. One LSB of triangular PDF dither is added to data.
13. Guaranteed by design. See [Figure 2](#). R_L and C_L reflect the recommended minimum resistance and maximum capacitance required for the internal op-amp's stability and signal integrity. In this circuit topology, C_L will effectively move the dominant pole of the two-pole amp in the output stage. Increasing this value beyond the recommended 100 pF can cause the internal op-amp to become unstable. See "[External Filters](#)" on [page 54](#) for a recommended output filter.




Figure 2. Output Test Circuit for Maximum Load




Figure 3. Maximum Loading

COMBINED DAC INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE

Parameter (Notes 9, 14)	Min	Typ	Max	Unit	
Single-Speed Mode					
Passband (Frequency Response)	to -0.05 dB corner	0	-	0.4780	Fs
	to -3 dB corner	0	-	0.4996	Fs
Frequency Response 10 Hz to 20 kHz	-0.2	-	+0.08	dB	
StopBand	0.5465	-	-	Fs	
StopBand Attenuation (Note 15)	50	-	-	dB	
Group Delay	-	10/Fs	-	s	
De-emphasis Error (Note 16)	Fs = 32 kHz	-	-	+1.5/+0	dB
	Fs = 44.1 kHz	-	-	+0.05/-0.25	dB
	Fs = 48 kHz	-	-	-0.2/-0.4	dB
Double-Speed Mode					
Passband (Frequency Response)	to -0.1 dB corner	0	-	0.4650	Fs
	to -3 dB corner	0	-	0.4982	Fs
Frequency Response 10 Hz to 20 kHz	-0.2	-	+0.7	dB	
StopBand	0.5770	-	-	Fs	
StopBand Attenuation (Note 15)	55	-	-	dB	
Group Delay	-	5/Fs	-	s	
Quad-Speed Mode					
Passband (Frequency Response)	to -0.1 dB corner	0	-	0.397	Fs
	to -3 dB corner	0	-	0.476	Fs
Frequency Response 10 Hz to 20 kHz	-0.2	-	+0.05	dB	
StopBand	0.7	-	-	Fs	
StopBand Attenuation (Note 15)	51	-	-	dB	
Group Delay	-	2.5/Fs	-	s	

Notes:

14. Response is clock-dependent and will scale with Fs. Note that the response plots (Figures 44 to 55) have been normalized to Fs and can be de-normalized by multiplying the X-axis scale by Fs.
15. Single- and Double-Speed Mode Measurement Bandwidth is from Stopband to 3 Fs.
Quad-Speed Mode Measurement Bandwidth is from Stopband to 1.34 Fs.
16. De-emphasis is only available in Single-Speed Mode.

SWITCHING SPECIFICATIONS - ADC/DAC PORT

Inputs: Logic 0 = DGND, Logic 1 = VLS, ADC_SDOUT $C_{LOAD} = 15$ pF.

Parameters (Note 21)	Symbol	Min	Max	Units	
Slave Mode					
RST pin Low Pulse Width (Note 17)		1	-	ms	
MCLK Frequency		0.512	50	MHz	
MCLK Duty Cycle (Note 18)		45	55	%	
Input Sample Rate (LRCK)	Single-Speed Mode	F_s	4	50	kHz
	Double-Speed Mode (Note 19)	F_s	50	100	kHz
	Quad-Speed Mode (Note 20)	F_s	100	200	kHz
LRCK Duty Cycle		45	55	%	
SCLK Duty Cycle		45	55	%	
SCLK High Time	t_{sckh}	8	-	ns	
SCLK Low Time	t_{sckl}	8	-	ns	
LRCK Rising Edge to SCLK Rising Edge	t_{fss} t_{lcks}	5	-	ns	
SCLK Rising Edge to LRCK Falling Edge	t_{fsh}	16	-	ns	
SCLK Falling Edge to ADC_SDOUT Output Valid	t_{dpd}	-	35	ns	
DAC_SDIN Setup Time Before SCLK Rising Edge	t_{ds}	3	-	ns	
DAC_SDIN Hold Time After SCLK Rising Edge	t_{dh}	5	-	ns	
DAC_SDIN Hold Time After SCLK Rising Edge	t_{dh1}	5	-	ns	
ADC_SDOUT Hold Time After SCLK Rising Edge	t_{dh2}	10	-	ns	
ADC_SDOUT Valid Before SCLK Rising Edge	t_{dval}	15	-	ns	
Master Mode					
Output Sample Rate (LRCK) All Speed Modes	F_s	-	MCLK / 256	kHz	
LRCK Duty Cycle		45	55	%	
SCLK Frequency		-	64 x F_s	MHz	
SCLK Duty Cycle		45	55	%	
LRCK Edge to SCLK Rising Edge	t_{lcks}	-	5	ns	
SCLK Falling Edge to ADC_SDOUT Output Valid	t_{dpd}	-	35	ns	
DAC_SDIN Setup Time Before SCLK Rising Edge	t_{ds}	3	-	ns	
DAC_SDIN Hold Time After SCLK Rising Edge	t_{dh1}	5	-	ns	




Figure 4. Serial Audio Interface Slave Mode Timing




Figure 5. TDM Serial Audio Interface Timing

Notes:

17. After powering up the CS42448, $\overline{\text{RST}}$ should be held low after the power supplies and clocks are settled.
18. See [Table 10 on page 44](#) and [Table 11 on page 45](#) for suggested MCLK frequencies.
19. When operating in TDM interface format, VLS is limited to nominal 2.5 V to 5.0 V operation only.
20. ADC - I²S, Left-Justified, Right-Justified interface formats only. DAC - I²S, Left-Justified, Right-Justified and Time Division Multiplexed interface formats only.
21. "LRCK" and "SCLK" shall refer to the ADC and DAC left/right clock and serial clock, respectively.




Figure 6. Serial Audio Interface Master Mode Timing

SWITCHING CHARACTERISTICS - AUX PORT

Inputs: Logic 0 = DGND, Logic 1 = VLS.

Parameters	Symbol	Min	Max	Units
Master Mode				
Output Sample Rate (AUX_LRCK) All Speed Modes	F_s	-	ADC_LRCK	kHz
AUX_SCLK Frequency		-	$64 \cdot \text{ADC_LRCK}$	kHz
AUX_SCLK Duty Cycle		45	55	%
AUX_LRCK Edge to SCLK Rising Edge	t_{lcks}	-	5	ns
AUX_SDIN Setup Time Before SCLK Rising Edge	t_{ds}	3	-	ns
AUX_SDIN Hold Time After SCLK Rising Edge	t_{dh}	5	-	ns




Figure 7. Serial Audio Interface Timing


SWITCHING SPECIFICATIONS - CONTROL PORT - I²C MODE

 VLC = 1.8 V - 5.0 V, VLS = VD = 3.3 V, VA = 5.0 V; Inputs: Logic 0 = DGND, Logic 1 = VLC, SDA C_L = 30 pF.

Parameter	Symbol	Min	Max	Unit
SCL Clock Frequency	f_{scl}	-	100	kHz
RST Rising Edge to Start	t_{irs}	500	-	ns
Bus Free Time Between Transmissions	t_{buf}	4.7	-	μ s
Start Condition Hold Time (prior to first clock pulse)	t_{hdst}	4.0	-	μ s
Clock Low time	t_{low}	4.7	-	μ s
Clock High Time	t_{high}	4.0	-	μ s
Setup Time for Repeated Start Condition	t_{sust}	4.7	-	μ s
SDA Hold Time from SCL Falling (Note 22)	t_{hdd}	0	-	μ s
SDA Setup time to SCL Rising	t_{sud}	250	-	ns
Rise Time of SCL and SDA (Note 23)	t_{rc}	-	1	μ s
Fall Time SCL and SDA (Note 23)	t_{fc}	-	300	ns
Setup Time for Stop Condition	t_{susp}	4.7	-	μ s
Acknowledge Delay from SCL Falling	t_{ack}	300	1000	ns

Notes:

22. Data must be held for sufficient time to bridge the transition time, t_{fc} , of SCL.
23. Guaranteed by design.


Figure 8. Control Port Timing - I²C Format

SWITCHING SPECIFICATIONS - CONTROL PORT - SPI FORMAT

VLC = 1.8 V - 5.0 V, VLS = VD = 3.3 V, VA = 5.0 V; Inputs: Logic 0 = DGND, Logic 1 = VLC, CDOUT C_L = 30 pF.

Parameter	Symbol	Min	Max	Units
CCLK Clock Frequency	f_{sck}	0	6.0	MHz
RST Rising Edge to \overline{CS} Falling	t_{srs}	20	-	ns
\overline{CS} Falling to CCLK Edge	t_{css}	20	-	ns
\overline{CS} High Time Between Transmissions	t_{csh}	1.0	-	μ s
CCLK Low Time	t_{scl}	66	-	ns
CCLK High Time	t_{sch}	66	-	ns
CDIN to CCLK Rising Setup Time	t_{dsu}	40	-	ns
CCLK Rising to DATA Hold Time	t_{dh}	15	-	ns
CCLK Falling to CDOUT Stable	t_{pd}	-	50	ns
Rise Time of CDOUT	t_{r1}	-	25	ns
Fall Time of CDOUT	t_{f1}	-	25	ns
Rise Time of CCLK and CDIN	t_{r2}	-	100	ns
Fall Time of CCLK and CDIN	t_{f2}	-	100	ns

Notes:

24. Data must be held for sufficient time to bridge the transition time of CCLK.

25. For $f_{sck} < 1$ MHz.




Figure 9. Control Port Timing - SPI Format

DC ELECTRICAL CHARACTERISTICS

AGND = 0 V; all voltages with respect to ground.

Parameters	Symbol	Min	Typ	Max	Units
Normal Operation (Note 26)					
Power Supply Current	I_A	-	80	-	mA
	I_{DT}	-	60.6	-	mA
Power Dissipation		-	600	850	mW
Power Supply Rejection Ratio (Note 28)	PSRR	-	60	-	dB
		-	40	-	dB
Power-Down Mode (Note 29)					
Power Dissipation		-	1.25	-	mW
VQ Characteristics					
Nominal Voltage		-	$0.5 \cdot V_A$	-	V
Output Impedance		-	23	-	k Ω
DC Current Source/Sink (Note 30)		-	-	10	μ A
FILT+_ADC Nominal Voltage		-	V_A	-	V
FILT+_DAC Nominal Voltage		-	V_A	-	V

Notes:

26. Normal operation is defined as $\overline{RST} = HI$ with a 997 Hz, 0 dBFS input to the DAC and AUX port, and a 1 kHz, -1 dB analog input to the ADC port sampled at the highest F_s for each speed mode. DAC outputs are open, unless otherwise specified.
27. I_{DT} measured with no external loading on pin 64 (SDA).
28. Valid with the recommended capacitor values on FILT+ and VQ. Increasing the capacitance will also increase the PSRR.
29. Power-Down Mode is defined as $\overline{RST} = LO$ with all clocks and data lines held static and no analog input.
30. Guaranteed by design. The DC current draw represents the allowed current draw from the VQ pin due to typical leakage through the electrolytic de-coupling capacitors.

DIGITAL INTERFACE SPECIFICATIONS & CHARACTERISTICS

Parameters (Note 31)		Symbol	Min	Typ	Max	Units
High-Level Output Voltage at $I_o=2$ mA	Serial Port	V_{OH}	VLS-1.0	-	-	V
	Control Port		VLC-1.0	-	-	V
	MUTECH		VA-1.0	-	-	V
Low-Level Output Voltage at $I_o=2$ mA	Serial Port	V_{OL}	-	-	0.4	V
	Control Port		-	-	0.4	V
	MUTECH		-	-	0.4	V
High-Level Output Voltage at $I_o=100$ μ A	Serial Port	V_{OH}	0.8xVLS	-	-	V
	Control Port		0.8xVLC	-	-	V
	MUTECH		0.8xVA	-	-	V
Low-Level Output Voltage at $I_o=100$ μ A	Serial Port	V_{OL}	-	-	0.2xVLS	V
	Control Port		-	-	0.2xVLC	V
	MUTECH		-	-	0.2xVA	V
High-Level Input Voltage	Serial Port	V_{IH}	0.7xVLS	-	-	V
	Control Port		0.7xVLC	-	-	V
Low-Level Input Voltage	Serial Port	V_{IL}	-	-	0.2xVLS	V
	Control Port		-	-	0.2xVLC	V
Leakage Current		I_{in}	-	-	± 10	μ A
Input Capacitance (Note 23)			-	-	10	pF
MUTECH Drive Current			-	3	-	mA

Notes:

31. See “Digital I/O Pin Characteristics” on page 8 for serial and control port power rails.

4. APPLICATIONS

4.1 Overview

The CS42448 is a highly integrated mixed signal 24-bit audio CODEC comprised of 6 analog-to-digital converters (ADC) implemented using multi-bit delta-sigma techniques and 8 digital-to-analog converters (DAC) also implemented using multi-bit delta-sigma techniques.

Other functions integrated within the CODEC include independent digital volume controls for each DAC, digital de-emphasis filters for the DAC, digital volume control with gain on each ADC channel, ADC high-pass filters, an on-chip voltage reference, and Popguard technology that minimizes the effects of output transients on power-up and power-down.

All serial data is transmitted through two independent serial ports: the DAC serial port and the ADC serial port. Each serial port can be configured independently to operate at different sample and clock rates, but both must run synchronous to each other.

The serial audio interface ports allow up to 8 DAC channels and 8 ADC channels in a Time-Division Multiplexed (TDM) interface format. In the One-Line Mode (OLM) interface format, the CS42448 will allow up to 6 ADC channels on one data line and up to 8 DAC channels on 2 data lines.

The CS42448 features an Auxiliary Port used to accommodate an additional two channels of PCM data on the ADC_SDOOUT data line in the TDM digital interface format. See

for details.

The CS42448 operates in one of three oversampling modes based on the input sample rate. When operating the CODEC as a slave, mode selection is determined automatically based on the MCLK frequency setting. When operating as a master, mode selection is determined by the ADC and DAC FM bits in register [“Functional Mode \(Address 03h\)” on page 44](#). Single-Speed Mode (SSM) supports input sample rates up to 50 kHz and uses a 128x oversampling ratio. Double-Speed Mode (DSM) supports input sample rates up to 100 kHz and uses an oversampling ratio of 64x. Quad-Speed Mode (QSM) supports input sample rates up to 200 kHz and uses an oversampling ratio of 32x (**Note:** QSM for the ADC is only supported in the I²S, Left-Justified, Right-Justified interface formats. QSM for the DAC is supported in the I²S, Left-Justified, Right-Justified and Time Division Multiplexed interface formats).

All functions can be configured through software via a serial control port operable in SPI Mode or in I²C Mode.

[Figure 2 on page 16](#) shows the recommended connections for the CS42448. See [“Register Description” on page 42](#) for the default register settings and options.

4.2 Analog Inputs

4.2.1 Line-Level Inputs

AINx+ and AINx- are the line-level differential analog inputs internally biased to V_Q, approximately V_A/2. [Figure 10 on page 26](#) shows the full-scale analog input levels. The CS42448 also accommodates single-ended signals on all inputs, AIN1-AIN6. See [“ADC Input Filter” on page 54](#) for the recommended input filters.

For single-ended operation on ADC1-ADC3 (AIN1 to AIN6), the ADCx_SINGLE bit in the register [“ADC Control & DAC De-Emphasis \(Address 05h\)” on page 46](#) must be set appropriately (see [Figure 27 on page 54](#) for required external components).