



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## 114 dB, 192-kHz 8-Ch CODEC with S/PDIF Receiver

### Features

- ◆ Eight 24-bit D/A, two 24-bit A/D Converters
- ◆ 114 dB DAC / 114 dB ADC Dynamic Range
- ◆ -100 dB THD+N
- ◆ System Sampling Rates up to 192 kHz
- ◆ S/PDIF Receiver Compatible with EIAJ CP1201 and IEC-60958
- ◆ Recovered S/PDIF Clock or System Clock Selection
- ◆ 8:2 S/PDIF Input MUX
- ◆ ADC High-Pass Filter for DC Offset Calibration
- ◆ Expandable ADC Channels and One-Line Mode Support
- ◆ Digital Output Volume Control with Soft Ramp
- ◆ Digital  $\pm 15$  dB Input Gain Adjust for ADC
- ◆ Differential Analog Architecture
- ◆ Supports Logic Levels between 1.8 V and 5 V


### General Description

The CS42528 provides two analog-to-digital and eight digital-to-analog delta-sigma converters, as well as an integrated S/PDIF receiver.

The CS42528 integrated S/PDIF receiver supports up to eight inputs, clock recovery circuitry and format auto-detection. The internal stereo ADC is capable of independent channel gain control for single-ended or differential analog inputs. All eight channels of DAC provide digital volume control and differential analog outputs. The general-purpose outputs may be driven high or low, or mapped to a variety of DAC mute controls or ADC overflow indicators.

The CS42528 is ideal for audio systems requiring wide dynamic range, negligible distortion and low noise, such as A/V receivers, DVD receivers, and digital speakers.

The CS42528 is available in a 64-pin LQFP package in Commercial ( $-10^{\circ}$  to  $+70^{\circ}$  C) grades. The CDB42528 Customer Demonstration board is also available for device evaluation. Refer to ["Ordering Information"](#) on page 90.



---

**TABLE OF CONTENTS**

<b>1. CHARACTERISTICS AND SPECIFICATIONS .....</b>	<b>6</b>
SPECIFIED OPERATING CONDITIONS .....	6
ABSOLUTE MAXIMUM RATINGS .....	6
ANALOG INPUT CHARACTERISTICS .....	7
A/D DIGITAL FILTER CHARACTERISTICS .....	8
ANALOG OUTPUT CHARACTERISTICS .....	9
D/A DIGITAL FILTER CHARACTERISTICS .....	10
SWITCHING CHARACTERISTICS .....	11
SWITCHING CHARACTERISTICS - CONTROL PORT - I <sup>2</sup> C™ FORMAT .....	12
SWITCHING CHARACTERISTICS - CONTROL PORT - SPI™ FORMAT .....	13
DC ELECTRICAL CHARACTERISTICS .....	14
DIGITAL INTERFACE CHARACTERISTICS .....	15
<b>2. PIN DESCRIPTIONS .....</b>	<b>16</b>
<b>3. TYPICAL CONNECTION DIAGRAM .....</b>	<b>19</b>
<b>4. APPLICATIONS .....</b>	<b>20</b>
4.1 Overview .....	20
4.2 Analog Inputs .....	20
4.2.1 Line-Level Inputs .....	20
4.2.2 High-Pass Filter and DC Offset Calibration .....	21
4.3 Analog Outputs .....	21
4.3.1 Line-Level Outputs and Filtering .....	21
4.3.2 Interpolation Filter .....	21
4.3.3 Digital Volume and Mute Control .....	22
4.3.4 ATAPI Specification .....	22
4.4 S/PDIF Receiver .....	23
4.4.1 8:2 S/PDIF Input Multiplexer .....	23
4.4.2 Error Reporting and Hold Function .....	23
4.4.3 Channel Status Data Handling .....	23
4.4.4 User Data Handling .....	23
4.4.5 Non-Audio Auto-Detection .....	23
4.5 Clock Generation .....	24
4.5.1 PLL and Jitter Attenuation .....	24
4.5.2 OMCK System Clock Mode .....	25
4.5.3 Master Mode .....	25
4.5.4 Slave Mode .....	25
4.6 Digital Interfaces .....	26
4.6.1 Serial Audio Interface Signals .....	26
4.6.2 Serial Audio Interface Formats .....	28
4.6.3 ADCIN1/ADCIN2 Serial Data Format .....	31
4.6.4 One-Line Mode (OLM) Configurations .....	32
4.6.4.1 OLM Config #1 .....	32
4.6.4.2 OLM Config #2 .....	33
4.6.4.3 OLM Config #3 .....	34
4.6.4.4 OLM Config #4 .....	35
4.6.4.5 OLM Config #5 .....	36
4.7 Control Port Description and Timing .....	37
4.7.1 SPI Mode .....	37
4.7.2 I <sup>2</sup> C Mode .....	38
4.8 Interrupts .....	39
4.9 Reset and Power-Up .....	39
4.10 Power Supply, Grounding, and PCB Layout .....	39
<b>5. REGISTER QUICK REFERENCE .....</b>	<b>41</b>



<b>6. REGISTER DESCRIPTION</b> .....	<b>45</b>
6.1 Memory Address Pointer (MAP) .....	45
6.2 Chip I.D. and Revision Register (address 01h) (Read Only) .....	45
6.3 Power Control (address 02h) .....	46
6.4 Functional Mode (address 03h) .....	47
6.5 Interface Formats (address 04h) .....	49
6.6 Misc Control (address 05h) .....	50
6.7 Clock Control (address 06h) .....	52
6.8 OMCK/PLL_CLK Ratio (address 07h) (Read Only) .....	53
6.9 RVCR Status (address 08h) (Read Only) .....	54
6.10 Burst Preamble PC and PD Bytes (addresses 09h - 0Ch)(Read Only) .....	55
6.11 Volume Transition Control (address 0Dh) .....	56
6.12 Channel Mute (address 0Eh) .....	58
6.13 Volume Control (addresses 0Fh, 10h, 11h, 12h, 13h, 14h, 15h, 16h) .....	58
6.14 Channel Invert (address 17h) .....	58
6.15 Mixing Control Pair 1 (Channels A1 & B1) (address 18h)	
Mixing Control Pair 2 (Channels A2 & B2) (address 19h)	
Mixing Control Pair 3 (Channels A3 & B3) (address 1Ah)	
Mixing Control Pair 4 (Channels A4 & B4) (address 1Bh) .....	58
6.16 ADC Left Channel Gain (address 1Ch) .....	61
6.17 ADC Right Channel Gain (address 1Dh) .....	61
6.18 Receiver Mode Control (address 1Eh) .....	61
6.19 Receiver Mode Control 2 (address 1Fh) .....	63
6.20 Interrupt Status (address 20h) (Read Only) .....	63
6.21 Interrupt Mask (address 21h) .....	64
6.22 Interrupt Mode MSB (address 22h)	
Interrupt Mode LSB (address 23h) .....	65
6.23 Channel Status Data Buffer Control (address 24h) .....	65
6.24 Receiver Channel Status (address 25h) (Read Only) .....	66
6.25 Receiver Errors (address 26h) (Read Only) .....	67
6.26 Receiver Errors Mask (address 27h) .....	68
6.27 Mutec Pin Control (address 28h) .....	69
6.28 RXP/General-Purpose Pin Control (addresses 29h to 2Fh) .....	69
6.29 Q-Channel Subcode Bytes 0 to 9 (addresses 30h to 39h) (Read Only) .....	71
6.30 C-Bit or U-Bit Data Buffer (addresses 3Ah to 51h) (Read Only) .....	71
<b>7. PARAMETER DEFINITIONS</b> .....	<b>72</b>
<b>8. APPENDIX A: EXTERNAL FILTERS</b> .....	<b>73</b>
8.1 ADC Input Filter .....	73
8.2 DAC Output Filter .....	73
<b>9. APPENDIX B: S/PDIF RECEIVER</b> .....	<b>74</b>
9.1 Error Reporting and Hold Function .....	74
9.2 Channel Status Data Handling .....	74
9.2.1 Channel Status Data E Buffer Access .....	75
9.2.1.1 One-Byte Mode .....	75
9.2.1.2 Two-Byte Mode .....	75
9.2.2 Serial Copy Management System (SCMS) .....	76
9.3 User (U) Data E Buffer Access .....	76
9.3.1 Non-Audio Auto-Detection .....	76
9.3.1.1 Format Detection .....	76
<b>10. APPENDIX C: PLL FILTER</b> .....	<b>77</b>
10.1 External Filter Components .....	77
10.1.1 General .....	77
10.1.2 Jitter Attenuation .....	79
10.1.3 Capacitor Selection .....	80

10.1.4 Circuit Board Layout .....	81
<b>11. APPENDIX D: EXTERNAL AES3-S/PDIF-IEC60958 RECEIVER COMPONENTS .....</b>	<b>82</b>
11.1 AES3 Receiver External Components .....	82
<b>12. APPENDIX E: ADC FILTER PLOTS .....</b>	<b>83</b>
<b>13. APPENDIX F: DAC FILTER PLOTS .....</b>	<b>85</b>
<b>14. PACKAGE DIMENSIONS .....</b>	<b>89</b>
THERMAL CHARACTERISTICS .....	89
<b>15. ORDERING INFORMATION .....</b>	<b>90</b>
<b>16. REFERENCES .....</b>	<b>90</b>
<b>17. REVISION HISTORY .....</b>	<b>91</b>

## LIST OF FIGURES

Figure 1. Serial Audio Port Master Mode Timing .....	11
Figure 2. Serial Audio Port Slave Mode Timing .....	11
Figure 3. Control Port Timing - I <sup>2</sup> C Format .....	12
Figure 4. Control Port Timing - SPI Format .....	13
Figure 5. Typical Connection Diagram .....	19
Figure 6. Full-Scale Analog Input .....	20
Figure 7. Full-Scale Output .....	21
Figure 8. ATAPI Block Diagram (x = channel pair 1, 2, 3, 4) .....	22
Figure 9. CS42528 Clock Generation .....	24
Figure 10. I <sup>2</sup> S Serial Audio Formats .....	28
Figure 11. Left-Justified Serial Audio Formats .....	29
Figure 12. Right-Justified Serial Audio Formats .....	29
Figure 13. One-Line Mode #1 Serial Audio Format .....	30
Figure 14. One-Line Mode #2 Serial Audio Format .....	30
Figure 15. ADCIN1/ADCIN2 Serial Audio Format .....	31
Figure 16. OLM Configuration #1 .....	32
Figure 17. OLM Configuration #2 .....	33
Figure 18. OLM Configuration #3 .....	34
Figure 19. OLM Configuration #4 .....	35
Figure 20. OLM Configuration #5 .....	36
Figure 21. Control Port Timing in SPI Mode .....	37
Figure 22. Control Port Timing, I <sup>2</sup> C Write .....	38
Figure 23. Control Port Timing, I <sup>2</sup> C Read .....	38
Figure 24. Recommended Analog Input Buffer .....	73
Figure 25. Recommended Analog Output Buffer .....	73
Figure 26. Channel Status Data Buffer Structure .....	75
Figure 27. PLL Block Diagram .....	77
Figure 28. Jitter-Attenuation Characteristics of PLL - Configurations 1 & 2 .....	79
Figure 29. Jitter-Attenuation Characteristics of PLL - Configuration 3 .....	79
Figure 30. Recommended Layout Example .....	81
Figure 31. Consumer Input Circuit .....	82
Figure 32. S/PDIF MUX Input Circuit .....	82
Figure 33. TTL/CMOS Input Circuit .....	82
Figure 34. Single-Speed Mode Stopband Rejection .....	83
Figure 35. Single-Speed Mode Transition Band .....	83
Figure 36. Single-Speed Mode Transition Band (Detail) .....	83
Figure 37. Single-Speed Mode Passband Ripple .....	83
Figure 38. Double-Speed Mode Stopband Rejection .....	83
Figure 39. Double-Speed Mode Transition Band .....	83
Figure 40. Double-Speed Mode Transition Band (Detail) .....	84
Figure 41. Double-Speed Mode Passband Ripple .....	84

Figure 42. Quad-Speed Mode Stopband Rejection .....	84
Figure 43. Quad-Speed Mode Transition Band .....	84
Figure 44. Quad-Speed Mode Transition Band (Detail) .....	84
Figure 45. Quad-Speed Mode Passband Ripple .....	84
Figure 46. Single-Speed (fast) Stopband Rejection .....	85
Figure 47. Single-Speed (fast) Transition Band .....	85
Figure 48. Single-Speed (fast) Transition Band (detail) .....	85
Figure 49. Single-Speed (fast) Passband Ripple .....	85
Figure 50. Single-Speed (slow) Stopband Rejection .....	85
Figure 51. Single-Speed (slow) Transition Band .....	85
Figure 52. Single-Speed (slow) Transition Band (detail) .....	86
Figure 53. Single-Speed (slow) Passband Ripple .....	86
Figure 54. Double-Speed (fast) Stopband Rejection .....	86
Figure 55. Double-Speed (fast) Transition Band .....	86
Figure 56. Double-Speed (fast) Transition Band (detail) .....	86
Figure 57. Double-Speed (fast) Passband Ripple .....	86
Figure 58. Double-Speed (slow) Stopband Rejection .....	87
Figure 59. Double-Speed (slow) Transition Band .....	87
Figure 60. Double-Speed (slow) Transition Band (detail) .....	87
Figure 61. Double-Speed (slow) Passband Ripple .....	87
Figure 62. Quad-Speed (fast) Stopband Rejection .....	87
Figure 63. Quad-Speed (fast) Transition Band .....	87
Figure 64. Quad-Speed (fast) Transition Band (detail) .....	88
Figure 65. Quad-Speed (fast) Passband Ripple .....	88
Figure 66. Quad-Speed (slow) Stopband Rejection .....	88
Figure 67. Quad-Speed (slow) Transition Band .....	88
Figure 68. Quad-Speed (slow) Transition Band (detail) .....	88
Figure 69. Quad-Speed (slow) Passband Ripple .....	88

## LIST OF TABLES

Table 1. Common OMCK Clock Frequencies .....	25
Table 2. Common PLL Output Clock Frequencies.....	25
Table 3. Slave Mode Clock Ratios .....	26
Table 4. Serial Audio Port Channel Allocations .....	27
Table 5. DAC De-Emphasis .....	48
Table 6. Receiver De-Emphasis .....	48
Table 7. Digital Interface Formats .....	49
Table 8. ADC One-Line Mode.....	49
Table 9. DAC One-Line Mode.....	49
Table 10. RMCK Divider Settings .....	52
Table 11. OMCK Frequency Settings .....	52
Table 12. Master Clock Source Select.....	53
Table 13. AES Format Detection .....	54
Table 14. Receiver Clock Frequency Detection.....	55
Table 15. Example Digital Volume Settings .....	58
Table 16. ATAPI Decode .....	60
Table 17. Example ADC Input Gain Settings .....	61
Table 18. TXP Output Selection.....	63
Table 19. Receiver Input Selection .....	63
Table 20. Auxiliary Data Width Selection .....	66
Table 21. External PLL Component Values & Locking Modes .....	77

## 1. CHARACTERISTICS AND SPECIFICATIONS

(All Min/Max characteristics and specifications are guaranteed over the Specified Operating Conditions. Typical performance characteristics and specifications are derived from measurements taken at nominal supply voltages and  $T_A = 25^\circ \text{C}$ .)

### SPECIFIED OPERATING CONDITIONS

(AGND=DGND=0, all voltages with respect to ground; OMCK=12.288 MHz; Master Mode)

Parameter	Symbol	Min	Typ	Max	Units	
DC Power Supply	Analog	VA / VARX	4.75	5.0	5.25	V
	Digital	VD	3.13	3.3	5.25	V
	Serial Port Interface	VLS	1.8	5.0	5.25	V
	Control Port Interface	VLC	1.8	5.0	5.25	V
Ambient Operating Temperature (power applied)	$T_A$	-10	-	+70	$^\circ\text{C}$	

### ABSOLUTE MAXIMUM RATINGS

(AGND = DGND = 0 V; all voltages with respect to ground.)

Parameters	Symbol	Min	Max	Units	
DC Power Supply	Analog	VA / VARX	-0.3	6.0	V
	Digital	VD	-0.3	6.0	V
	Serial Port Interface	VLS	-0.3	6.0	V
	Control Port Interface	VLC	-0.3	6.0	V
Input Current	(Note 1) $I_{in}$	-	$\pm 10$	mA	
Analog Input Voltage	(Note 2) $V_{IN}$	AGND-0.7	VA+0.7	V	
Digital Input Voltage	Serial Port Interface	$V_{IND-S}$	-0.3	VLS+ 0.4	V
	Control Port Interface	$V_{IND-C}$	-0.3	VLC+ 0.4	V
	S/PDIF interface	$V_{IND-SP}$	-0.3	VARX+0.4	V
Ambient Operating Temperature(power applied)	$T_A$	-20	+85	$^\circ\text{C}$	
	$T_A$	-50	+95	$^\circ\text{C}$	
Storage Temperature	$T_{stg}$	-65	+150	$^\circ\text{C}$	

**WARNING:** Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

#### Notes:

1. Any pin except supplies. Transient currents of up to  $\pm 100$  mA on the analog input pins will not cause SCR latch-up.
2. The maximum over/under voltage is limited by the input current.

## ANALOG INPUT CHARACTERISTICS

( $T_A = 25^\circ\text{C}$ ;  $V_A = \text{VARX} = 5\text{ V}$ ,  $V_D = 3.3\text{ V}$ , Logic “0” = DGND = AGND = 0 V; Logic “1” = VLS = VLC = 5 V; Measurement Bandwidth is 10 Hz to 20 kHz unless otherwise specified. Full-scale input sine wave, 997 Hz.; PDN\_RCVR = 1; SW\_CTRL[1:0] = ‘01’; OMCK = 12.288 MHz; Single-Speed Mode CX\_SCLK = 3.072 MHz; Double-Speed Mode CX\_SCLK = 6.144 MHz; Quad-Speed Mode CX\_SCLK = 12.288 MHz.)

Parameter	Symbol	Min	Typ	Max	Unit
<b>Single-Speed Mode (Fs=48 kHz)</b>					
Dynamic Range	A-weighted	108	114	-	dB
	unweighted	105	111	-	dB
Total Harmonic Distortion + Noise (Note 3)	-1 dB	-	-100	-94	dB
	-20 dB	-	-91	-	dB
	-60 dB	-	-51	-	dB
<b>Double-Speed Mode (Fs=96 kHz)</b>					
Dynamic Range	A-weighted	108	114	-	dB
	unweighted	105	111	-	dB
	40 kHz bandwidth unweighted	-	108	-	dB
Total Harmonic Distortion + Noise (Note 3)	-1 dB	-	-100	-94	dB
	-20 dB	-	-91	-	dB
	-60 dB	-	-51	-	dB
	40 kHz bandwidth	-	-97	-	dB
<b>Quad-Speed Mode (Fs=192 kHz)</b>					
Dynamic Range	A-weighted	108	114	-	dB
	unweighted	105	111	-	dB
	40 kHz bandwidth unweighted	-	108	-	dB
Total Harmonic Distortion+ Noise (Note 3)	-1 dB	-	-100	-94	dB
	-20 dB	-	-91	-	dB
	-60 dB	-	-51	-	dB
	40 kHz bandwidth	-	-97	-	dB
<b>Dynamic Performance for All Modes</b>					
Interchannel Isolation		-	110	-	dB
Interchannel Phase Deviation		-	0.0001	-	Degree
<b>DC Accuracy</b>					
Interchannel Gain Mismatch		-	0.1	-	dB
Gain Drift		-	+/-100	-	ppm/°C
Offset Error	HPF_FREEZE disabled	-	0	-	LSB
	HPF_FREEZE enabled	-	100	-	LSB
<b>Analog Input</b>					
Full-scale Differential Input Voltage		1.05 VA	1.10 VA	1.16 VA	Vpp
Input Impedance (Differential) (Note 4)		17	-	-	kΩ
Common Mode Rejection Ratio	CMRR	-	82	-	dB

### Notes:

3. Referred to the typical full-scale voltage.
4. Measured between AIN+ and AIN-



**A/D DIGITAL FILTER CHARACTERISTICS**

Parameter	Symbol	Min	Typ	Max	Unit
<b>Single-Speed Mode (2 to 50 kHz sample rates)</b>					
Passband (-0.1 dB) (Note 5)		0	-	0.47	Fs
Passband Ripple		-	-	±0.035	dB
Stopband (Note 5)		0.58	-	-	Fs
Stopband Attenuation		-95	-	-	dB
Total Group Delay (Fs = Output Sample Rate)	$t_{gd}$	-	12/Fs	-	s
Group Delay Variation vs. Frequency	$\Delta t_{gd}$	-	-	0.0	μs
<b>Double-Speed Mode (50 to 100 kHz sample rates)</b>					
Passband (-0.1 dB) (Note 5)		0	-	0.45	Fs
Passband Ripple		-	-	±0.035	dB
Stopband (Note 5)		0.68	-	-	Fs
Stopband Attenuation		-92	-	-	dB
Total Group Delay (Fs = Output Sample Rate)	$t_{gd}$	-	9/Fs	-	s
Group Delay Variation vs. Frequency	$\Delta t_{gd}$	-	-	0.0	μs
<b>Quad-Speed Mode (100 to 192 kHz sample rates)</b>					
Passband (-0.1 dB) (Note 5)		0	-	0.24	Fs
Passband Ripple		-	-	±0.035	dB
Stopband (Note 5)		0.78	-	-	Fs
Stopband Attenuation		-97	-	-	dB
Total Group Delay (Fs = Output Sample Rate)	$t_{gd}$	-	5/Fs	-	s
Group Delay Variation vs. Frequency	$\Delta t_{gd}$	-	-	0.0	μs
<b>High-Pass Filter Characteristics</b>					
Frequency Response -3.0 dB		-	1	-	Hz
-0.13 dB (Note 6)		-	20	-	Hz
Phase Deviation @ 20 Hz (Note 6)		-	10	-	Deg
Passband Ripple		-	-	0	dB
Filter Setting Time		-	10 <sup>9</sup> /Fs	-	s

**Notes:**

5. The filter frequency response scales precisely with Fs.
6. Response shown is for Fs equal to 48 kHz. Filter characteristics scale with Fs.

## ANALOG OUTPUT CHARACTERISTICS

( $T_A = 25^\circ\text{C}$ ;  $V_A = \text{VARX} = 5\text{ V}$ ,  $V_D = 3.3\text{ V}$ , Logic “0” = DGND = AGND = 0 V; Logic “1” = VLS = VLC = 5V; Measurement Bandwidth 10 Hz to 20 kHz unless otherwise specified.; Full-scale output 997 Hz sine wave, Test load  $R_L = 3\text{ k}\Omega$ ,  $C_L = 30\text{ pF}$ ; PDN\_RCVR = 1; SW\_CTRL[1:0] = ‘01’; OMCK = 12.288 MHz; Single-Speed Mode, CX\_SCLK = 3.072 MHz; Double-Speed Mode, CX\_SCLK = 6.144 MHz; Quad-Speed Mode, CX\_SCLK = 12.288 MHz.)

Parameter	Symbol	Min	Typ	Max	Unit
<b>Dynamic performance for all modes</b>					
Dynamic Range (Note 7)					
24-bit A-Weighted unweighted		108	114	-	dB
16-bit A-Weighted (Note 8) unweighted		105	111	-	dB
		-	97	-	dB
		-	94	-	dB
Total Harmonic Distortion + Noise					
24-bit 0 dB	THD+N	-	-100	-94	dB
24-bit -20 dB		-	-91	-	dB
24-bit -60 dB		-	-51	-	dB
16-bit 0 dB		-	-94	-	dB
16-bit (Note 8) -20 dB		-	-74	-	dB
16-bit (Note 8) -60 dB		-	-34	-	dB
Idle Channel Noise/Signal-to-Noise Ratio (A-Weighted)		-	114	-	dB
Interchannel Isolation (1 kHz)		-	90	-	dB
<b>Analog Output Characteristics for all modes</b>					
Unloaded Full-Scale Differential Output Voltage	$V_{FS}$	.89 VA	.94 VA	.99 VA	Vpp
Interchannel Gain Mismatch		-	0.1	-	dB
Gain Drift		-	300	-	ppm/°C
Output Impedance	$Z_{OUT}$	-	150	-	$\Omega$
AC-Load Resistance	$R_L$	3	-	-	k $\Omega$
Load Capacitance	$C_L$	-	-	30	pF

### Notes:

7. One LSB of triangular PDF dither is added to data.
8. Performance limited by 16-bit quantization noise.

**D/A DIGITAL FILTER CHARACTERISTICS**

Parameter	Fast Roll-Off			Slow Roll-Off			Unit	
	Min	Typ	Max	Min	Typ	Max		
<b>Combined Digital and On-chip Analog Filter Response - Single-Speed Mode - 48 kHz</b>								
Passband (Note 9)	to -0.01 dB corner	0	-	0.4535	0	-	0.4166	Fs
	to -3 dB corner	0	-	0.4998	0	-	0.4998	Fs
Frequency Response 10 Hz to 20 kHz	-0.01	-	+0.01	-0.01	-	+0.01		dB
StopBand	0.5465	-	-	0.5834	-	-		Fs
StopBand Attenuation (Note 10)	90	-	-	64	-	-		dB
Group Delay	-	12/Fs	-	-	6.5/Fs	-		s
Passband Group Delay Deviation 0 - 20 kHz	-	-	±0.41/Fs	-	-	±0.14/Fs		s
De-emphasis Error (Note 11) (Relative to 1 kHz)	Fs = 32 kHz	-	-	±0.23	-	-	±0.23	dB
	Fs = 44.1 kHz	-	-	±0.14	-	-	±0.14	dB
	Fs = 48 kHz	-	-	±0.09	-	-	±0.09	dB
<b>Combined Digital and On-chip Analog Filter Response - Double-Speed Mode - 96 kHz</b>								
Passband (Note 9)	to -0.01 dB corner	0	-	0.4166	0	-	0.2083	Fs
	to -3 dB corner	0	-	0.4998	0	-	0.4998	Fs
Frequency Response 10 Hz to 20 kHz	-0.01	-	0.01	-0.01	-	0.01		dB
StopBand	0.5834	-	-	0.7917	-	-		Fs
StopBand Attenuation (Note 10)	80	-	-	70	-	-		dB
Group Delay	-	4.6/Fs	-	-	3.9/Fs	-		s
Passband Group Delay Deviation 0 - 20 kHz	-	-	±0.03/Fs	-	-	±0.01/Fs		s
<b>Combined Digital and On-chip Analog Filter Response - Quad-Speed Mode - 192 kHz</b>								
Passband (Note 9)	to -0.01 dB corner	0	-	0.1046	0	-	0.1042	Fs
	to -3 dB corner	0	-	0.4897	0	-	0.4813	Fs
Frequency Response 10 Hz to 20 kHz	-0.01	-	0.01	-0.01	-	0.01		dB
StopBand	0.6355	-	-	0.8683	-	-		Fs
StopBand Attenuation (Note 10)	90	-	-	75	-	-		dB
Group Delay	-	4.7/Fs	-	-	4.2/Fs	-		s
Passband Group Delay Deviation 0 - 20 kHz	-	-	±0.01/Fs	-	-	±0.01/Fs		s

**Notes:**

9. Response is clock dependent and will scale with Fs. Note that the response plots (Figures 46 to 69) have been normalized to Fs and can be de-normalized by multiplying the X-axis scale by Fs.
10. Single- and Double-Speed Mode Measurement Bandwidth is from stopband to 3 Fs.  
Quad-Speed Mode Measurement Bandwidth is from stopband to 1.34 Fs.
11. De-emphasis is available only in Single-Speed Mode.

## SWITCHING CHARACTERISTICS

( $T_A = -10$  to  $+70^\circ\text{C}$ ;  $V_A = \text{VARX} = 5\text{V}$ ,  $V_D = \text{VLC} = 3.3\text{V}$ ,  $V_{LS} = 1.8\text{V}$  to  $5.25\text{V}$ ; Inputs: Logic 0 = DGND, Logic 1 = VLS,  $C_L = 30\text{pF}$ )

Parameters	Symbol	Min	Typ	Max	Units
$\overline{\text{RST}}$ Pin Low Pulse Width (Note 12)		1	-	-	ms
PLL Clock Recovery Sample Rate Range		30	-	200	kHz
RMCK Output Jitter (Note 14)		-	200	-	ps RMS
RMCK Output Duty Cycle (Note 15)		45	50	55	%
OMCK Frequency (Note 13)		1.024	-	25.600	MHz
OMCK Duty Cycle (Note 13)		40	50	60	%
CX_SCLK, SAI_SCLK Duty Cycle		45	50	55	%
CX_LRCK, SAI_LRCK Duty Cycle		45	50	55	%
<b>Master Mode</b>					
RMCK to CX_SCLK, SAI_SCLK active edge delay	$t_{\text{smd}}$	0	-	15	ns
RMCK to CX_LRCK, SAI_LRCK delay	$t_{\text{lmd}}$	0	-	15	ns
<b>Slave Mode</b>					
CX_SCLK, SAI_SCLK Falling Edge to CX_SDOU, SAI_SDOU Output Valid	$t_{\text{dpd}}$		-	(Note 16)	ns
CX_LRCK, SAI_LRCK Edge to MSB Valid	$t_{\text{lrpd}}$		-	26.5	ns
CX_SDIN Setup Time Before CX_SCLK Rising Edge	$t_{\text{ds}}$	10	-	-	ns
CX_SDIN Hold Time After CX_SCLK Rising Edge	$t_{\text{dh}}$	30	-	-	ns
CX_SCLK, SAI_SCLK High Time	$t_{\text{sckh}}$	20	-	-	ns
CX_SCLK, SAI_SCLK Low Time	$t_{\text{sckl}}$	20	-	-	ns
CX_SCLK, SAI_SCLK falling to CX_LRCK, SAI_LRCK Edge	$t_{\text{lrck}}$	-25	-	+25	ns

### Notes:

12. After powering-up the CS42528,  $\overline{\text{RST}}$  should be held low after the power supplies and clocks are settled.
13. See [Table 1 on page 25](#) for suggested OMCK frequencies
14. Limit the loading on RMCK to 1 CMOS load if operating above 24.576 MHz.
15. Not valid when RMCK\_DIV in “Clock Control (address 06h)” on [page 52](#) is set to Multiply by 2.
16. 76.5 ns for Single-Speed and Double-Speed modes, 23 ns for Quad-Speed Mode.




Figure 1. Serial Audio Port Master Mode Timing




Figure 2. Serial Audio Port Slave Mode Timing




**SWITCHING CHARACTERISTICS - CONTROL PORT - I<sup>2</sup>C™ FORMAT**

(T<sub>A</sub> = -10 to +70° C; V<sub>A</sub>=V<sub>ARX</sub> = 5 V, V<sub>D</sub> =V<sub>LS</sub>= 3.3 V; V<sub>L</sub>C = 1.8 V to 5.25 V; Inputs: Logic 0 = DGND, Logic 1 = V<sub>L</sub>C, C<sub>L</sub> = 30 pF)

Parameter	Symbol	Min	Max	Unit
SCL Clock Frequency	f <sub>scl</sub>	-	100	kHz
RST Rising Edge to Start	t <sub>irs</sub>	500	-	ns
Bus Free Time Between Transmissions	t <sub>buf</sub>	4.7	-	μs
Start Condition Hold Time (prior to first clock pulse)	t <sub>hdst</sub>	4.0	-	μs
Clock Low time	t <sub>low</sub>	4.7	-	μs
Clock High Time	t <sub>high</sub>	4.0	-	μs
Setup Time for Repeated Start Condition	t <sub>sust</sub>	4.7	-	μs
SDA Hold Time from SCL Falling (Note 17)	t <sub>hdd</sub>	0	-	μs
SDA Setup time to SCL Rising	t <sub>sud</sub>	250	-	ns
Rise Time of SCL and SDA	t <sub>rc</sub>	-	1	μs
Fall Time SCL and SDA	t <sub>fc</sub>	-	300	ns
Setup Time for Stop Condition	t <sub>susp</sub>	4.7	-	μs
Acknowledge Delay from SCL Falling (Note 18)	t <sub>ack</sub>	-	(Note 19)	ns

**Notes:**

17. Data must be held for sufficient time to bridge the transition time, t<sub>fc</sub>, of SCL.
18. The acknowledge delay is based on MCLK and can limit the maximum transaction speed.
19.  $\frac{15}{256 \times F_s}$  for Single-Speed Mode,  $\frac{15}{128 \times F_s}$  for Double-Speed Mode,  $\frac{15}{64 \times F_s}$  for Quad-Speed Mode


**Figure 3. Control Port Timing - I<sup>2</sup>C Format**


**SWITCHING CHARACTERISTICS - CONTROL PORT - SPI™ FORMAT**

( $T_A = -10$  to  $+70^\circ\text{C}$ ;  $V_A = V_{ARX} = 5\text{V}$ ,  $V_D = V_{LS} = 3.3\text{V}$ ;  $V_{LC} = 1.8\text{V}$  to  $5.25\text{V}$ ; Inputs: Logic 0 = DGND, Logic 1 = VLC,  $C_L = 30\text{pF}$ )

Parameter	Symbol	Min	Typ	Max	Units
CCLK Clock Frequency (Note 20)	$f_{sck}$	0	-	6.0	MHz
CS High Time Between Transmissions	$t_{csh}$	1.0	-	-	$\mu\text{s}$
CS Falling to CCLK Edge	$t_{css}$	20	-	-	ns
CCLK Low Time	$t_{scl}$	66	-	-	ns
CCLK High Time	$t_{sch}$	66	-	-	ns
CDIN to CCLK Rising Setup Time	$t_{dsu}$	40	-	-	ns
CCLK Rising to DATA Hold Time (Note 21)	$t_{dh}$	15	-	-	ns
CCLK Falling to CDOUT Stable	$t_{pd}$	-	-	50	ns
Rise Time of CDOUT	$t_{r1}$	-	-	25	ns
Fall Time of CDOUT	$t_{f1}$	-	-	25	ns
Rise Time of CCLK and CDIN (Note 22)	$t_{r2}$	-	-	100	ns
Fall Time of CCLK and CDIN (Note 22)	$t_{f2}$	-	-	100	ns

**Notes:**

20. If  $F_s$  is lower than 46.875 kHz, the maximum CCLK frequency should be less than 128  $F_s$ . This is dictated by the timing requirements necessary to access the Channel Status and User Bit buffer memory. Access to the control register file can be carried out at the full 6 MHz rate. The minimum allowable input sample rate is 8 kHz, so choosing CCLK to be less than or equal to 1.024 MHz should be safe for all possible conditions.
21. Data must be held for sufficient time to bridge the transition time of CCLK.
22. For  $f_{sck} < 1\text{MHz}$ .



**Figure 4. Control Port Timing - SPI Format**

**DC ELECTRICAL CHARACTERISTICS**

 (T<sub>A</sub> = 25° C; AGND=DGND=0, all voltages with respect to ground; OMCK=12.288 MHz; Master Mode)

Parameter	Symbol	Min	Typ	Max	Units	
Power Supply Current (Note 23)	normal operation, V <sub>A</sub> = V <sub>ARX</sub> = 5 V	I <sub>A</sub>	-	75	-	mA
	VD = 5 V	I <sub>D</sub>	-	85	-	mA
	VD = 3.3 V	I <sub>D</sub>	-	51	-	mA
	Interface current, V <sub>LC</sub> =5 V (Note 24)	I <sub>LC</sub>	-	250	-	μA
	V <sub>LS</sub> =5 V	I <sub>LS</sub>	-	13	-	mA
	power-down state (all supplies) (Note 25)	I <sub>pd</sub>	-	250	-	μA
Power Consumption (Note 23)	V <sub>A</sub> =V <sub>ARX</sub> =5 V, V <sub>D</sub> =V <sub>LS</sub> =V <sub>LC</sub> =3.3 V		-	587	650	mW
	normal operation		-	1.25	-	mW
	power-down (Note 25)		-	866	960	mW
	V <sub>A</sub> =V <sub>ARX</sub> =5 V, V <sub>D</sub> =V <sub>LS</sub> =V <sub>LC</sub> =5 V		-	1.25	-	mW
Power Supply Rejection Ratio (Note 26)	(1 kHz)	PSRR	-	60	-	dB
	(60 Hz)		-	40	-	dB
VQ Nominal Voltage		-	2.7	-	V	
VQ Output Impedance		-	50	-	kΩ	
VQ Maximum allowable DC current		-	0.01	-	mA	
FILT+ Nominal Voltage		-	5.0	-	V	
FILT+ Output Impedance		-	35	-	kΩ	
FILT+ Maximum allowable DC current		-	0.01	-	mA	

**Notes:**

23. Current consumption increases with increasing FS and increasing OMCK. Max values are based on highest FS and highest OMCK. Variance between speed modes is negligible.
24. I<sub>LC</sub> measured with no external loading on the SDA pin.
25. Power-Down Mode is defined as  $\overline{RST}$  pin = Low with all clock and data lines held static.
26. Valid with the recommended capacitor values on FILT+ and VQ as shown in Figure 5.

**DIGITAL INTERFACE CHARACTERISTICS**
 $(T_A = +25^\circ \text{C})$ 


Parameters (Note 27)	Symbol	Min	Typ	Max	Units
High-Level Input Voltage	Serial Port	$0.7 \times V_{LS}$	-	-	V
	Control Port	$0.7 \times V_{LC}$	-	-	V
Low-Level Input Voltage	Serial Port	-	-	$0.2 \times V_{LS}$	V
	Control Port	-	-	$0.2 \times V_{LC}$	V
High-Level Output Voltage at $I_o=2 \text{ mA}$	(Note 28) Serial Port	$V_{LS}-1.0$	-	-	V
	Control Port	$V_{LC}-1.0$	-	-	V
	MUTE $\overline{C}$ , GPO $\times$	$V_A-1.0$	-	-	V
	TXP	$V_D-1.0$	-	-	V
Low-Level Output Voltage at $I_o=2 \text{ mA}$ Serial Port, Control Port, MUTE $\overline{C}$ , GPO $\times$ , TXP	(Note 28) $V_{OL}$	-	-	0.4	V
High-Level Output Voltage at $I_o=100 \mu\text{A}$	(Note 28) Serial Port	$0.8 \times V_{LS}$	-	-	V
	Control Port	$0.8 \times V_{LC}$	-	-	V
	MUTE $\overline{C}$ , GPO $\times$	$0.8 \times V_A$	-	-	V
	TXP	$0.8 \times V_D$	-	-	V
Low-Level Output Voltage at $I_o=100 \mu\text{A}$	(Note 28) Serial Port	-	-	$0.2 \times V_{LS}$	V
	Control Port	-	-	$0.2 \times V_{LC}$	V
	MUTE $\overline{C}$ , GPO $\times$	-	-	$0.2 \times V_A$	V
	TXP	-	-	$0.2 \times V_D$	V
Input Sensitivity, RXP[7:0]	$V_{TH}$	-	150	200	mVpp
Input Leakage Current	$I_{in}$	-	-	$\pm 10$	$\mu\text{A}$
Input Capacitance		-	8	-	pF
MUTE $\overline{C}$ Drive Current		-	3	-	mA

**Notes:**

27. Serial Port signals include: RMCK, OMCK, SAI\_SCLK, SAI\_LRCK, SAI\_SDOUT, CX\_SCLK, CX\_LRCK, CX\_SDOUT, CX\_SDIN1-4, AD-CIN1/2
- Port signals include: SCL/CCLK, SDA/CDO $\overline{U}$ T, AD0/ $\overline{CS}$ , AD1/CDIN, INT,  $\overline{RST}$  Control S/PDIF-
- GPO Interface signals include: RXP0, RXP/GPO[1:7]
28. When operating RMCK above 24.576 MHz, limit the loading on the signal to 1 CMOS load.



## 2. PIN DESCRIPTIONS



Pin Name	#	Pin Description
CX_SDIN1	1	
CX_SDIN2	64	<b>Codec Serial Audio Data Input (Input)</b> - Input for two's complement serial audio data.
CX_SDIN3	63	
CX_SDIN4	62	
CX_SCLK	2	
CX_LRCK	3	<b>CODEC Left Right Clock (Input/Output)</b> - Determines which channel, Left or Right, is currently active on the CODEC serial audio data line.
VD	4 51	<b>Digital Power (Input)</b> - Positive power supply for the digital section.
DGND	5 52	<b>Digital Ground (Input)</b> - Ground reference. Should be connected to digital ground.
VLC	6	<b>Control Port Power (Input)</b> - Determines the required signal level for the control port.
SCL/CCLK	7	<b>Serial Control Port Clock (Input)</b> - Serial clock for the serial control port. Requires an external pull-up resistor to the logic interface voltage in I <sup>2</sup> C mode as shown in the Typical Connection Diagram.
SDA/CDOUT	8	<b>Serial Control Data (Input/Output)</b> - SDA is a data I/O line in I <sup>2</sup> C mode and requires an external pull-up resistor to the logic interface voltage, as shown in the Typical Connection Diagram. CDOUT is the output data line for the control port interface in SPI mode.
AD1/CDIN	9	<b>Address Bit 1 (I<sup>2</sup>C)/Serial Control Data (SPI) (Input)</b> - AD1 is a chip address pin in I <sup>2</sup> C mode; CDIN is the input data line for the control port interface in SPI mode.
AD0/CS	10	<b>Address Bit 0 (I<sup>2</sup>C)/Control Port Chip Select (SPI) (Input)</b> - AD0 is a chip address pin in I <sup>2</sup> C mode; CS is the chip select signal in SPI mode.

INT	11	<b>Interrupt (Output)</b> - The CS42528 will generate an interrupt condition as per the Interrupt Mask register. See “Interrupts” on page 39 for more details.
$\overline{\text{RST}}$	12	<b>Reset (Input)</b> - The device enters a low power mode and all internal registers are reset to their default settings when low.
AINR- AINR+	13 14	<b>Differential Right Channel Analog Input (Input)</b> - Signals are presented differentially to the delta-sigma modulators via the AINR+/- pins.
AINL+ AINL-	15 16	<b>Differential Left Channel Analog Input (Input)</b> - Signals are presented differentially to the delta-sigma modulators via the AINL+/- pins.
VQ	17	<b>Quiescent Voltage (Output)</b> - Filter connection for internal quiescent reference voltage.
FILT+	18	<b>Positive Voltage Reference (Output)</b> - Positive reference voltage for the internal sampling circuits.
REFGND	19	<b>Reference Ground (Input)</b> - Ground reference for the internal sampling circuits.
AOUTA1 +,- AOUTB1 +,- AOUTA2 +,- AOUTB2 +,- AOUTA3 +,- AOUTB3 +,- AOUTA4 +,- AOUTB4 +,-	36,37 35,34 32,33 31,30 28,29 27,26 22,23 21,20	<b>Differential Analog Output (Output)</b> - The full-scale differential analog output level is specified in the Analog Characteristics specification table.
VA VARX	24 41	<b>Analog Power (Input)</b> - Positive power supply for the analog section.
AGND	25 40	<b>Analog Ground (Input)</b> - Ground reference. Should be connected to analog ground.
MUTE <sub>C</sub>	38	<b>Mute Control (Output)</b> - The Mute Control pin outputs high impedance following an initial power-on condition or whenever the PDN bit is set to a ‘1’, forcing the codec into power-down mode. The signal will remain in a high impedance state as long as the part is in power-down mode. The Mute Control pin goes to the selected “active” state during reset, muting, or if the master clock to left/right clock frequency ratio is incorrect. This pin is intended to be used as a control for external mute circuits to prevent the clicks and pops that can occur in any single supply system. The use of external mute circuits are not mandatory but may be desired for designs requiring the absolute minimum in extraneous clicks and pops.
LPFLT	39	<b>PLL Loop Filter (Output)</b> - An RC network should be connected between this pin and ground.
RXP7/GPO7 RXP6/GPO6 RXP5/GPO5 RXP4/GPO4 RXP3/GPO3 RXP2/GPO2 RXP1/GPO1	42 43 44 45 46 47 48	<b>S/PDIF Receiver Input/ General Purpose Output (Input/Output)</b> - Receiver inputs for S/PDIF encoded data. The CS42528 has an internal 8:2 multiplexer to select the active receiver port, according to the Receiver Mode Control 2 register. These pins can also be configured as general purpose output pins, ADC Overflow indicators or Mute Control outputs according to the RXP/General Purpose Pin Control registers.
RXP0	49	<b>S/PDIF Receiver Input (Input)</b> - Dedicated receiver input for S/PDIF encoded data.
TXP	50	<b>S/PDIF Transmitter Output (Output)</b> - S/PDIF encoded data output, mapped directly from one of the receiver inputs as indicated by the Receiver Mode Control 2 register.
VLS	53	<b>Serial Port Interface Power (Input)</b> - Determines the required signal level for the serial port interfaces.
SAI_SDO <sub>UT</sub>	54	<b>Serial Audio Interface Serial Data Output (Output)</b> - Output for two’s complement serial audio PCM data from the S/PDIF incoming stream. This pin can also be configured to transmit the output of the internal and external ADCs.
RMCK	55	<b>Recovered Master Clock (Output)</b> - Recovered master clock output from the External Clock Reference (OMCK, pin 59) or the PLL which is locked to the incoming S/PDIF stream or CX_LRCK.
CX_SDO <sub>UT</sub>	56	<b>CODEC Serial Data Output (Output)</b> - Output for two’s complement serial audio data from the internal and external ADCs.
ADCIN1 ADCIN2	58 57	<b>External ADC Serial Input (Input)</b> - The CS42528 provides for up to two external stereo analog to digital converter inputs to provide a maximum of six channels on one serial data output line when the CS42528 is placed in One-Line Mode.

---

OMCK	59	<b>External Reference Clock</b> ( <i>Input</i> ) - External clock reference that must be within the ranges specified in the register " <a href="#">OMCK Frequency (OMCK Freqx)</a> " on page 52.
SAI_LRCK	60	<b>Serial Audio Interface Left/Right Clock</b> ( <i>Input/Output</i> ) - Determines which channel, Left or Right, is currently active on the serial audio data line.
SAI_SCLK	61	<b>Serial Audio Interface Serial Clock</b> ( <i>Input/Output</i> ) - Serial clock for the Serial Audio Interface.

---

### 3. TYPICAL CONNECTION DIAGRAM




Figure 5. Typical Connection Diagram



## 4. APPLICATIONS

### 4.1 Overview

The CS42528 is a highly integrated mixed-signal 24-bit audio codec comprised of 2 analog-to-digital converters (ADC), implemented using multi-bit delta-sigma techniques, 8 digital-to-analog converters (DAC) and a 192 kHz digital audio S/PDIF receiver. Other functions integrated within the codec include independent digital volume controls for each DAC, digital de-emphasis filters for DAC and S/PDIF, digital gain control for ADC channels, ADC high-pass filters, an on-chip voltage reference, and an 8:2 mux for S/PDIF sources. All serial data is transmitted through two configurable serial audio interfaces with standard serial interface support as well as enhanced one-line modes of operation, allowing up to 6 channels of serial audio data on one data line. All functions are configured through a serial control port operable in SPI mode or in I<sup>2</sup>C mode. 5 show the recommended connections for the CS42528.


The CS42528 operates in one of three oversampling modes based on the input sample rate. Mode selection is determined by the FM bits in register “[Functional Mode \(address 03h\)](#)” on page 47. Single-Speed Mode (SSM) supports input sample rates up to 50 kHz and uses a 128x oversampling ratio. Double-Speed Mode (DSM) supports input sample rates up to 100 kHz and uses an oversampling ratio of 64x. Quad-Speed Mode (QSM) supports input sample rates up to 192 kHz and uses an oversampling ratio of 32x.

Using the receiver clock recovery PLL, a low-jitter clock is recovered from the incoming S/PDIF data stream. The recovered clock or an externally supplied clock attached to the OMCK pin can be used as the System Clock.

### 4.2 Analog Inputs

#### 4.2.1 Line-Level Inputs

AINR+, AINR-, AINL+, and AINL- are the line-level differential analog inputs. The analog signal must be externally biased to V<sub>Q</sub>, approximately 2.7 V, before being applied to these inputs. The level of the signal can be adjusted for the left and right ADC independently through the ADC Left and Right Channel Gain Control Registers on page 61. The ADC output data is in two’s complement binary format. For inputs above positive full scale or below negative full scale, the ADC will output 7FFFFFFH or 800000H, respectively and cause the ADC Overflow bit in the register “[Interrupt Status \(address 20h\) \(Read Only\)](#)” on page 63 to be set to a ‘1’. The RXP/GPO pins may also be configured to indicate an overflow condition has occurred in the ADC. See “[RXP/General-Purpose Pin Control \(addresses 29h to 2Fh\)](#)” on page 69 for proper configuration. Figure 6 shows the full-scale analog input levels. See “[ADC Input Filter](#)” on page 73 for a recommended input buffer.



Full-Scale Input Level= (AIN+) - (AIN-)= 5.6 Vpp

**Figure 6. Full-Scale Analog Input**

### 4.2.2 High-Pass Filter and DC Offset Calibration

The high-pass filter continuously subtracts a measure of the DC offset from the output of the decimation filter. The high-pass filter can be independently enabled and disabled. If the HPF\_Freeze bit is set during normal operation, the current value of the DC offset for the corresponding channel is frozen and this DC offset will continue to be subtracted from the conversion result. This feature makes it possible to perform a system DC offset calibration by:

1. Running the CS42528 with the high-pass filter enabled until the filter settles. See the Digital Filter Characteristics for filter settling time.
2. Disabling the high-pass filter and freezing the stored DC offset.


The high-pass filters are controlled using the HPF\_FREEZE bit in the register [“Misc Control \(address 05h\)”](#) on page 50.

## 4.3 Analog Outputs

### 4.3.1 Line-Level Outputs and Filtering

The CS42528 contains on-chip buffer amplifiers capable of producing line-level differential outputs. These amplifiers are biased to a quiescent DC level of approximately V<sub>Q</sub>.

The delta-sigma conversion process produces high-frequency noise beyond the audio passband, most of which is removed by the on-chip analog filters. The remaining out-of-band noise can be attenuated using an off-chip low-pass filter. See [“DAC Output Filter”](#) on page 73 for a recommended output buffer. This filter configuration accounts for the normally differing AC loads on the AOUT+ and AOUT- differential output pins. It also shows an AC coupling configuration which minimizes the number of required AC coupling capacitors. [Figure 7](#) shows the full-scale analog output levels.



Full-Scale Output Level = (A<sub>IN+</sub>) - (A<sub>IN-</sub>) = 5 V<sub>pp</sub>

**Figure 7. Full-Scale Output**

### 4.3.2 Interpolation Filter

To accommodate the increasingly complex requirements of digital audio systems, the CS42528 incorporates selectable interpolation filters for each mode of operation. A “fast” and a “slow” roll-off filter is available in Single-, Double-, and Quad-Speed Modes. These filters have been designed to accommodate a variety of musical tastes and styles. The FILT\_SEL bit found in the register [“Misc Control \(address 05h\)”](#) on page 50 selects which filter is used. Filter response plots can be found in [Figures 46 to 69](#).

### 4.3.3 Digital Volume and Mute Control

Each DAC's output level is controlled via the Volume Control registers operating over the range of 0 to -127 dB attenuation with 0.5 dB resolution. See "Volume Control (addresses 0Fh, 10h, 11h, 12h, 13h, 14h, 15h, 16h)" on page 58. Volume control changes are programmable to ramp in increments of 0.125 dB at the rate controlled by the SZC[1:0] bits in the Digital Volume Control register. See "Volume Transition Control (address 0Dh)" on page 56.

Each output can be independently muted via mute control bits in the register "Channel Mute (address 0Eh)" on page 58. When enabled, each XX\_MUTE bit attenuates the corresponding DAC to its maximum value (-127 dB). When the XX\_MUTE bit is disabled, the corresponding DAC returns to the attenuation level set in the Volume Control register. The attenuation is ramped up and down at the rate specified by the SZC[1:0] bits.

The Mute Control pin, MUTE<sub>C</sub>, is typically connected to an external mute control circuit. The Mute Control pin outputs high impedance during Power-Up or in Power-Down Mode by setting the PDN bit in the register "Power Control (address 02h)" on page 46 to a '1'. Once out of Power-Down Mode, the pin can be controlled by the user via the control port, or automatically asserted high when zero data is present on all DAC inputs, or when serial port clock errors are present. To prevent large transients on the output, it is desirable to mute the DAC outputs before the Mute Control pin is asserted. Please see the MUTE<sub>C</sub> pin in the Pin Descriptions section for more information.

Each of the RXP1/GPO1-RXP7/GPO7 can be programmed to provide a hardware MUTE signal to individual circuits. When not used as an S/PDIF input, each pin can be programmed as an output, with specific muting capabilities as defined by the function bits in the register "RXP/General-Purpose Pin Control (addresses 29h to 2Fh)" on page 69.

### 4.3.4 ATAPI Specification

The CS42528 implements the channel-mixing functions of the ATAPI CD-ROM specification. The ATAPI functions are applied per A-B pair. Refer to Table 16 on page 60 and Figure 8 for additional information.




Figure 8. ATAPI Block Diagram (x = channel pair 1, 2, 3, 4)

## 4.4 S/PDIF Receiver

The CS42528 includes an S/PDIF digital audio receiver. The S/PDIF receiver accepts and decodes digital audio data according to the IEC60958 (S/PDIF), and EIAJ CP-1201 interface standards. The receiver consists of an 8:2 multiplexer input stage driven through pins RXP0 and RXP1/GPO1 - RXP7/GPO7, a PLL based clock recovery circuit, and a decoder which separates the audio data from the channel status and user data. A comprehensive buffering scheme provides read access to the channel status and user data.

External components are used to terminate and isolate the incoming data cables from the CS42528. These components and required circuitry are detailed in the CDB42528.

### 4.4.1 8:2 S/PDIF Input Multiplexer

The CS42528 contains an 8:2 S/PDIF Input Multiplexer to accommodate up to eight channels of input digital audio data. Digital audio data is single-ended and input through the RXP0 and RXP1/GPO1-RXP7/GPO7 pins. Any one of these inputs can be multiplexed to the input of the S/PDIF receiver and to the S/PDIF output pin TXP.

When any portion of the multiplexer is implemented, unused RXP0 and RXPx/GPOx pins should be tied to a 0.01uF capacitor to ground. The receiver multiplexer select line control is accessed through bits RMUX2:0 in the Receiver Mode Control 2 register on [page 63](#). The TXP multiplexer select line control is accessed through bits TMUX2:0 in the same register. The multiplexer defaults to RXP0 for both functions.

### 4.4.2 Error Reporting and Hold Function

While decoding the incoming S/PDIF data stream, the CS42528 can identify several kinds of error, indicated in the register “[Receiver Errors \(address 26h\) \(Read Only\)](#)” on [page 67](#). See “[Error Reporting and Hold Function](#)” on [page 74](#) for more information.

### 4.4.3 Channel Status Data Handling

The first 2 bytes of the Channel Status block (C data) are decoded into the Receiver Channel Status register (See “[Receiver Channel Status \(address 25h\) \(Read Only\)](#)” on [page 66](#)). See “[Channel Status Data Handling](#)” on [page 74](#) for more information.

### 4.4.4 User Data Handling

The incoming User (U) data is buffered in a user accessible buffer. If the U data bits have been encoded as Q-channel subcode, the data is decoded and presented in 10 consecutive register locations, address 30h to 39h. The user can configure the Interrupt Mask Register to cause interrupts to indicate the decoding of a new Q-channel block, which may be read through the control port. See “[User \(U\) Data E Buffer Access](#)” on [page 76](#) for more information.


### 4.4.5 Non-Audio Auto-Detection

A S/PDIF data stream may be used to convey non-audio data, thus it is important to know whether the incoming data stream is digital PCM audio samples or not. This information is typically conveyed in channel status bit 1 (AUDIO), which is extracted automatically by the CS42528. Certain non-audio sources, however, such as AC-3<sup>®</sup> or MPEG encoders, may not adhere to this convention, and the bit may not be properly set. See “[Non-Audio Auto-Detection](#)” on [page 76](#) for more information including details for interface format detection.



## 4.5 Clock Generation

The clock generation for the CS42528 is shown in the figure below. The internal MCLK is derived from the output of the PLL or a master clock source attached to OMCK. The mux selection is controlled by the SW\_CTRLx bits and can be configured to manual switch mode only, or automatically switch on loss of PLL lock to the other source input.



**Figure 9. CS42528 Clock Generation**

### 4.5.1 PLL and Jitter Attenuation

An on-chip Phase Locked Loop (PLL) is used to recover the clock from the incoming S/PDIF data stream. There are some applications where low jitter in the recovered clock, presented on the RMCK pin, is important. For this reason, the PLL has been designed to have good jitter attenuation characteristics as shown in Figure 28 on page 79.

The PLL can be configured to lock onto the incoming SAI\_LRCK signal from the Serial Audio Interface Port and generate the required internal master clock frequency. By setting the PLL\_LRCK bit to a '1' in the register [“Clock Control \(address 06h\)” on page 52](#), the PLL will lock to the incoming SAI\_LRCK and generate an output master clock (RMCK) of 256Fs. [Table 2](#) shows the output of the PLL with typical input Fs values for SAI\_LRCK.

See [“Appendix C: PLL Filter” on page 77](#) for more information concerning PLL operation, required filter components, optimal layout guidelines, and jitter-attenuation characteristics.

### 4.5.2 OMCK System Clock Mode

A special clock-switching mode is available that allows the clock that is input through the OMCK pin to be used as the internal master clock. This feature is controlled by the SW\_CTRLx bits in register “[Clock Control \(address 06h\)](#)” on page 52. An advanced auto-switching mode is also implemented to maintain master clock functionality. The clock auto-switching mode allows the clock input through OMCK to be used as a clock in the system without any disruption when the PLL loses lock, for example, when the input is removed from the receiver. This clock-switching is done glitch-free. A clock adhering to the specifications detailed in the Switching Characteristics table on page 11 must be applied to the OMCK pin at all times that the FRC\_PLL\_LK bit is set to ‘0’ (See “[Force PLL Lock \(FRC\\_PLL\\_LK\)](#)” on page 53).

Sample Rate (kHz)	OMCK (MHz)								
	Single-Speed (4 to 50 kHz)			Double-Speed (50 to 100 kHz)			Quad-Speed (100 to 192 kHz)		
	256x	384x	512x	128x	192x	256x	64x	96x	128x
48	12.2880	18.4320	24.5760	-	-	-	-	-	-
96	-	-	-	12.2880	18.4320	24.5760	-	-	-
192	-	-	-	-	-	-	12.2880	18.4320	24.5760

Table 1. Common OMCK Clock Frequencies

### 4.5.3 Master Mode

In Master Mode, the serial interface timings are derived from an external clock attached to OMCK or from the output of the PLL with an input reference to either the S/PDIF Receiver recovered clock or the SAI\_LRCK input from the Serial Audio Interface Port. Master clock selection and operation is configured with the SW\_CTRL1:0 bits in the Clock Control Register (See “[Clock Control \(address 06h\)](#)” on page 52). The supported PLL output frequencies are shown in Table 2 below.

Sample Rate (kHz)	PLL Output (MHz)		
	Single Speed (4 to 50 kHz)	Double Speed (50 to 100 kHz)	Quad Speed (100 to 192 kHz)
	256x	256x	256x
32	8.1920	-	-
44.1	11.2896	-	-
48	12.2880	-	-
64	-	16.3840	-
88.2	-	22.5792	-
96	-	24.5760	-
176.4	-	-	45.1584
192	-	-	49.1520

Table 2. Common PLL Output Clock Frequencies

### 4.5.4 Slave Mode

In Slave Mode, CX\_LRCK, CX\_SCLK and/or SAI\_LRCK, SAI\_SCLK operate as inputs. The Left/Right clock signal must be equal to the sample rate, Fs, and must be synchronously derived from the supplied master clock, OMCK, or the output of the PLL. The serial bit clock, CX\_SCLK and/or SAI\_SCLK, must be synchronously derived from the master clock and be equal to 128x, 64x, 48x or 32x Fs, depending on the interface format selected and desired speed mode.

When the device is clocked from OMCK, the frequency of OMCK must be at least twice the frequency of the fastest Slave Mode, SCLK. For example, if both serial ports are in Slave Mode with one SCLK running at 32x Fs and the other at 64x Fs, the slowest OMCK signal that can be used to clock the device is 128x Fs.