



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## 24-Bit, 192 kHz Stereo Audio CODEC

### D/A Features


- ◆ High Performance
  - 105 dB Dynamic Range
  - -95 dB THD+N
- ◆ Selectable Serial Audio Interface Formats
  - Left-Justified up to 24-bit
  - I<sup>2</sup>S up to 24-bit
  - Right-Justified 16-, and 24-Bit
- ◆ Control Output for External Muting
- ◆ On-Chip Digital De-Emphasis
- ◆ Popguard® Technology
- ◆ Multi-bit  $\Delta\Sigma$  Conversion
- ◆ Digital Volume Control
- ◆ Single-Ended Output

### A/D Features

- ◆ High Performance
  - 105 dB Dynamic Range
  - -95 dB THD+N
- ◆ Multi-bit  $\Delta\Sigma$  Conversion
- ◆ High-Pass Filter to Remove DC Offsets
- ◆ Selectable Serial Audio Interface Formats
  - Left-Justified up to 24-bit
  - I<sup>2</sup>S up to 24-bit
- ◆ Single-Ended Input

### System Features

- ◆ Direct Interface with Logic Levels 1.8 V to 5 V
- ◆ Internal Digital Loopback
- ◆ Stand-Alone or Control Port Functionality
- ◆ Single-Ended Analog Architecture
- ◆ Supports all Audio Sample Rates from 4 kHz to 216 kHz
- ◆ 3.3 V or 5 V Core Supply



*Preliminary Product Information*

This document contains information for a new product. Cirrus Logic reserves the right to modify this product without notice.

## Stand-Alone Mode Feature Set

- ◆ System Features
  - Serial Audio Port Master or Slave Operation
  - Single-, Double-, or Quad-Speed Operation
- ◆ D/A Features
  - Auto-Mute on Static Samples
  - 44.1 kHz 50/15  $\mu$ s De-emphasis Available
  - Selectable Serial Audio Interface Formats
    - Left-Justified up to 24-bit
    - I<sup>2</sup>S up to 24-bit
- ◆ A/D Features
  - High-Pass Filter
  - Selectable Serial Audio Interface Formats
    - Left-Justified up to 24-bit
    - I<sup>2</sup>S up to 24-bit

## Software Mode Feature Set

- ◆ System Features
  - Serial Audio Port Master or Slave Operation
  - Internal Digital Loopback Available
- ◆ D/A Features
  - Selectable Auto-mute
  - 44.1-kHz De-emphasis Filters
  - Configurable Muting Controls
  - Volume Control
  - Selectable Serial Audio Interface Formats
    - Left-Justified up to 24-bit
    - I<sup>2</sup>S up to 24-bit
    - Right-Justified 16, and 24-bit
- ◆ A/D Features
  - Selectable High-Pass Filter or DC Offset Calibration
  - Selectable Serial Audio Interface Formats
    - Left-Justified up to 24-bit
    - I<sup>2</sup>S up to 24-bit

## General Description

The CS4270 is a high-performance, integrated audio CODEC. The CS4270 performs stereo analog-to-digital (A/D) and digital-to-analog (D/A) conversion of up to 24-bit serial values at sample rates up to 216 kHz.

Standard 50/15  $\mu$ s de-emphasis is available for sampling rates of 44.1 kHz for compatibility with digital audio programs mastered using the 50/15  $\mu$ s pre-emphasis technique.

Integrated level translators allow easy interfacing between the CS4270 and other devices operating over a wide range of logic levels.

Independently addressable high-pass filters are available for the right and left channel of the A/D. This allows the A/D to be used in a wide variety of applications where one audio channel and one DC measurement channel is desired.

The CS4270 is available in a 24-pin TSSOP package in both Commercial (-10° to +70° C) and Automotive grades (-40° to +85° C). The CDB4270 Customer Demonstration board is also available for device evaluation and implementation suggestions. Please refer to [“Ordering Information” on page 47](#) for complete ordering information.

The CS4270’s wide dynamic range, negligible distortion, and low noise make it ideal for applications such as DVD-recorders, digital televisions, set-top boxes, effects processors, and automotive audio systems.



---

**TABLE OF CONTENTS**

<b>1. PIN DESCRIPTIONS - SOFTWARE MODE .....</b>	<b>6</b>
<b>2. PIN DESCRIPTIONS - STAND-ALONE MODE .....</b>	<b>7</b>
<b>3. TYPICAL CONNECTION DIAGRAM .....</b>	<b>8</b>
<b>4. CHARACTERISTICS AND SPECIFICATIONS .....</b>	<b>9</b>
SPECIFIED OPERATING CONDITIONS .....	9
ABSOLUTE MAXIMUM RATINGS .....	9
THERMAL CHARACTERISTICS .....	9
DAC ANALOG CHARACTERISTICS - COMMERCIAL GRADE .....	10
DAC ANALOG CHARACTERISTICS - AUTOMOTIVE GRADE .....	10
DAC ANALOG CHARACTERISTICS - ALL MODES .....	11
DAC COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE .....	12
ADC ANALOG CHARACTERISTICS - COMMERCIAL GRADE .....	13
ADC ANALOG CHARACTERISTICS - AUTOMOTIVE GRADE .....	14
ADC DIGITAL FILTER CHARACTERISTICS .....	15
DC ELECTRICAL CHARACTERISTICS .....	16
DIGITAL CHARACTERISTICS .....	16
SWITCHING CHARACTERISTICS - SERIAL AUDIO PORT .....	17
SWITCHING CHARACTERISTICS - I <sup>2</sup> C MODE CONTROL PORT .....	20
SWITCHING CHARACTERISTICS - SPITM CONTROL PORT .....	21
<b>5. APPLICATIONS .....</b>	<b>22</b>
5.1 Stand-Alone Mode .....	22
5.1.1 Recommended Power-Up Sequence .....	22
5.1.2 Master/Slave Mode .....	22
5.1.3 System Clocking .....	22
5.1.4 Clock Ratio Selection .....	23
5.1.5 Interpolation Filter .....	23
5.1.6 High-Pass Filter .....	23
5.1.7 Mode Selection & De-Emphasis .....	24
5.1.8 Serial Audio Interface Format Selection .....	24
5.2 Control Port Mode .....	24
5.2.1 Recommended Power-Up Sequence - Access to Control Port Mode .....	24
5.2.2 Master / Slave Mode Selection .....	24
5.2.3 System Clocking .....	25
5.2.4 Clock Ratio Selection .....	25
5.2.5 Internal Digital Loopback .....	26
5.2.6 Auto-Mute .....	26
5.2.7 High-Pass Filter and DC Offset Calibration .....	26
5.2.8 De-Emphasis .....	27
5.2.9 Oversampling Modes .....	27
5.3 De-Emphasis Filter .....	27
5.4 Analog Connections .....	28
5.4.1 Input Connections .....	28
5.4.2 Output Connections .....	30
5.5 Mute Control .....	30
5.6 Synchronization of Multiple Devices .....	31
5.7 Grounding and Power Supply Decoupling .....	31
<b>6. CONTROL PORT INTERFACE .....</b>	<b>32</b>
6.1 SPI™ Mode .....	32
6.2 I <sup>2</sup> C® Mode .....	33
<b>7. REGISTER QUICK REFERENCE .....</b>	<b>34</b>
<b>8. REGISTER DESCRIPTION .....</b>	<b>35</b>
8.1 Chip ID - Address 01h .....	35

8.2 Power Control - Address 02h .....	35
8.2.1 Freeze (Bit 7) .....	35
8.2.2 PDN_ADC (Bit 5) .....	35
8.2.3 PDN_DAC (Bit 1) .....	35
8.2.4 Power Down (Bit 0) .....	35
8.3 Mode Control - Address 03h .....	36
8.3.1 ADC Functional Mode & Master / Slave Mode (Bits 5:4) .....	36
8.3.2 Ratio Select (Bits 3:1) .....	36
8.3.3 Popguard™ Disable (Bit 0) .....	36
8.4 ADC and DAC Control - Address 04h .....	36
8.4.1 ADC HPF Freeze A (Bit 7) .....	36
8.4.2 ADC HPF Freeze B (Bit 6) .....	37
8.4.3 Digital Loopback (Bit 5) .....	37
8.4.4 DAC Digital Interface Format (Bits 4:3) .....	37
8.4.5 ADC Digital Interface Format (Bit 0) .....	37
8.5 Transition Control - Address 05h .....	38
8.5.1 DAC Single Volume (Bit 7) .....	38
8.5.2 Soft Ramp or Zero Cross Enable (Bits 6:5) .....	38
8.5.3 Invert Signal Polarity (Bits 4:1) .....	38
8.5.4 De-Emphasis Control (Bit 0) .....	39
8.6 Mute Control - Address 06h .....	39
8.6.1 Auto-Mute (Bit 5) .....	39
8.6.2 ADC Channel A & B Mute (Bits 4:3) .....	39
8.6.3 Mute Polarity (Bit 2) .....	39
8.6.4 DAC Channel A & B Mute (Bits 1:0) .....	39
8.7 DAC Channel A Volume Control - Address 07h .....	40
8.8 DAC Channel B Volume Control - Address 08h .....	40
<b>9. FILTER PLOTS .....</b>	<b>41</b>
<b>10. PARAMETER DEFINITIONS .....</b>	<b>45</b>
<b>11. PACKAGE DIMENSIONS .....</b>	<b>46</b>
<b>12. ORDERING INFORMATION .....</b>	<b>47</b>
<b>13. REVISION HISTORY .....</b>	<b>47</b>

## LIST OF FIGURES

Figure 1. CS4270 Typical Connection Diagram .....	8
Figure 2. Output Test Load .....	11
Figure 3. Maximum Loading .....	11
Figure 4. Master Mode, Left-Justified SAI .....	18
Figure 5. Slave Mode, Left-Justified SAI .....	18
Figure 6. Master Mode, I <sup>2</sup> S SAI .....	18
Figure 7. Slave Mode, I <sup>2</sup> S SAI .....	18
Figure 8. Master and Slave Mode SDIN vrs. SCLK .....	18
Figure 9. Format 0, Left-Justified up to 24-Bit Data .....	19
Figure 10. Format 1, I <sup>2</sup> S up to 24-Bit Data .....	19
Figure 11. Format 2, Right-Justified 16-Bit Data. (Available in Control Port Mode only)	
Format 3, Right-Justified 24-Bit Data. (Available in Control Port Mode only) .....	19
Figure 12. I <sup>2</sup> C Mode Control Port Timing .....	20
Figure 13. SPI Control Port Timing .....	21
Figure 14. De-Emphasis Curve .....	27
Figure 15. CS4270 Recommended Analog Input Network .....	28
Figure 16. A/D THD+N Performance vrs. Input Source Resistance .....	28
Figure 17. A/D Dynamic Range vrs. Input Source Resistance .....	29
Figure 18. CS4270 Example Analog Input Network .....	30

Figure 19. CS4270 Recommended Analog Output Filter .....	30
Figure 20. Suggested Active-Low Mute Circuit .....	31
Figure 21. Control Port Timing, SPI Mode .....	32
Figure 22. Control Port Timing, I <sup>2</sup> C Mode .....	33
Figure 23. De-Emphasis Curve .....	39
Figure 24. DAC Single-Speed Stopband Rejection .....	41
Figure 25. DAC Single-Speed Transition Band .....	41
Figure 26. DAC Single-Speed Transition Band (detail) .....	41
Figure 27. DAC Single-Speed Passband Ripple .....	41
Figure 28. DAC Double-Speed Stopband Rejection .....	41
Figure 29. DAC Double-Speed Transition Band .....	41
Figure 30. DAC Double-Speed Transition Band (detail) .....	42
Figure 31. DAC Double-Speed Passband Ripple .....	42
Figure 32. DAC Quad-Speed Stopband Rejection .....	42
Figure 33. DAC Quad-Speed Transition Band .....	42
Figure 34. DAC Quad-Speed Transition Band (detail) .....	42
Figure 35. DAC Quad-Speed Passband Ripple .....	42
Figure 36. ADC Single-Speed Stopband Rejection .....	43
Figure 37. ADC Single-Speed Stopband (detail) .....	43
Figure 38. ADC Single-Speed Transition Band (detail) .....	43
Figure 39. ADC Single-Speed Passband Ripple .....	43
Figure 40. ADC Double-Speed Stopband Rejection .....	43
Figure 41. ADC Double-Speed Stopband (detail) .....	43
Figure 42. ADC Double-Speed Transition Band (detail) .....	44
Figure 43. ADC Double-Speed Passband Ripple .....	44
Figure 44. ADC Quad-Speed Stopband Rejection .....	44
Figure 45. ADC Quad-Speed Stopband (detail) .....	44
Figure 46. ADC Quad-Speed Transition Band (detail) .....	44
Figure 47. ADC Quad-Speed Passband Ripple .....	44

## LIST OF TABLES

Table 1. Speed Modes .....	22
Table 2. Clock Ratios - Stand-Alone Mode .....	23
Table 3. CS4270 Stand-Alone Mode Control .....	24
Table 4. Speed Modes .....	25
Table 5. Clock Ratios - Control Port Mode .....	25
Table 6. Analog Input Design Parameters .....	29
Table 7. Memory Address Pointer .....	33
Table 8. Functional Mode Selection .....	36
Table 9. MCLK Divider Configuration .....	36
Table 10. DAC Digital Interface Formats .....	37
Table 11. ADC Digital Interface Formats .....	37
Table 12. Soft Cross or Zero Cross Mode Selection .....	38
Table 13. Digital Volume Control .....	40

## 1. PIN DESCRIPTIONS - SOFTWARE MODE

SDIN	1	24	MUTE $\overline{B}$
LRCK	2	23	AOUT $\overline{B}$
MCLK	3	22	AOUT $\overline{A}$
SCLK	4	21	MUTE $\overline{A}$
VD	5	20	AGND
DGND	6	19	VA
SDOUT	7	18	FILT+
VLC	8	17	VQ
SDA/CDO $\overline{U}$ T	9	16	AIN $\overline{B}$
SCL/CCLK	10	15	AIN $\overline{A}$
AD0/ $\overline{CS}$	11	14	R $\overline{ST}$
AD1/CDIN	12	13	AD2

Pin Name	#	Pin Description
SDIN	1	<b>Serial Audio Data Input (Input)</b> - Input for two's complement serial audio data.
LRCK	2	<b>Left Right Clock (Input/Output)</b> - Determines which channel, Left or Right, is currently active on the serial audio data line.
MCLK	3	<b>Master Clock (Input)</b> - Clock source for the delta-sigma modulator and digital filters.
SCLK	4	<b>Serial Clock (Input/Output)</b> - Serial clock for the serial audio interface.
VD	5	<b>Digital Power (Input)</b> - Positive power supply for the digital section.
DGND	6	<b>Digital Ground (Input)</b> - Ground reference for the internal digital section.
SDOUT	7	<b>Serial Audio Data Output (Output)</b> - Output for two's complement serial audio data.
VLC	8	<b>Control Port Power (Input)</b> - Determines the signal level for the Control Port.
SDA/CDO $\overline{U}$ T	9	<b>Serial Control Data (Input/Output)</b> - SDA is a data I/O in I <sup>2</sup> C <sup>®</sup> Mode. CDO $\overline{U}$ T is the output data line for the Control Port interface in SPI <sup>®</sup> Mode.
SCL/CCLK	10	<b>Serial Control Port Clock (Input)</b> - Serial clock for the serial Control Port.
AD0/ $\overline{CS}$	11	<b>Address Bit 0 (I<sup>2</sup>C) / Control Port Chip Select (SPI) (Input)</b> - AD0 is a chip address pin in I <sup>2</sup> C Mode. $\overline{CS}$ is the chip select signal for SPI format.
AD1/CDIN	12	<b>Address Bit 1 (I<sup>2</sup>C) / Serial Control Data (Input)</b> - AD1 is a chip address pin in I <sup>2</sup> C Mode. CDIN is the input data line for the Control Port interface in SPI Mode.
AD2	13	<b>Address Bit 2 (I<sup>2</sup>C) (Input)</b> - AD2 is a chip address pin in I <sup>2</sup> C Mode.
R $\overline{ST}$	14	<b>Reset (Input)</b> - The device enters a low power mode when low.
AIN $\overline{A}$ AIN $\overline{B}$	15 16	<b>Analog Input (Input)</b> - The full-scale analog input level is specified in the ADC Analog Characteristics specification table.
VQ	17	<b>Quiescent Voltage (Output)</b> - Filter connection for internal quiescent voltage.
FILT+	18	<b>Positive Voltage Reference (Output)</b> - Positive reference voltage for the internal sampling circuits.
VA	19	<b>Analog Power (Input)</b> - Positive power for the analog sections.
AGND	20	<b>Analog Ground (Input)</b> - Ground reference. Must be connected to analog ground.
MUTE $\overline{A}$ MUTE $\overline{B}$	21 24	<b>Mute Control (Output)</b> - Each pin is active during power-up initialization, reset, muting, when master clock to left/right clock frequency ratio is incorrect, or power-down.
AOUT $\overline{A}$ AOUT $\overline{B}$	22 23	<b>Analog Audio Output (Output)</b> - The full-scale output level is specified in the DAC Analog Characteristics specification table.


## 2. PIN DESCRIPTIONS - STAND-ALONE MODE

SDIN	1	24	MUTE $\overline{B}$
LRCK	2	23	AOUT $\overline{B}$
MCLK	3	22	AOUT $\overline{A}$
SCLK	4	21	MUTE $\overline{A}$
VD	5	20	AGND
DGND	6	19	VA
SDOUT	7	18	FILT+
VLC	8	17	VQ
M1	9	16	AIN $\overline{B}$
M0	10	15	AIN $\overline{A}$
I <sup>2</sup> S/L $\overline{J}$	11	14	RST
MDIV1	12	13	MDIV2

Pin Name	#	Pin Description
SDIN	1	<b>Serial Audio Data Input (Input)</b> - Input for two's complement serial audio data.
LRCK	2	<b>Left Right Clock (Input/Output)</b> - Determines which channel, Left or Right, is currently active on the serial audio data line.
MCLK	3	<b>Master Clock (Input)</b> - Clock source for the delta-sigma modulator and digital filters.
SCLK	4	<b>Serial Clock (Input/Output)</b> - Serial clock for the serial audio interface.
VD	5	<b>Digital Power (Input)</b> - Positive power supply for the digital section.
DGND	6	<b>Digital Ground (Input)</b> - Ground reference for the internal digital section.
SDOUT (M/S)	7	<b>Serial Audio Data Output (Output)</b> - Output for two's complement serial audio data. This pin must be pulled-up or pulled-down to select Master or Slave Mode.
VLC	8	<b>Control Port Power (Input)</b> - Determines the signal level for the Control Port.
M1	9	<b>Mode Selection (Input)</b> - Determines the operational mode of the device.
M0	10	
I <sup>2</sup> S/L $\overline{J}$	11	<b>Serial Audio Interface Select (Input)</b> - Selects either the Left-Justified or I <sup>2</sup> S format for the Serial Audio Interface.
MDIV1	12	<b>MCLK Divide (Input)</b> - Configures MCLK divider to divide by 1, 1.5, 2, or 4.
MDIV2	13	
RST	14	<b>Reset (Input)</b> - The device enters a low power mode when low.
AIN $\overline{A}$	15	<b>Analog Input (Input)</b> - The full-scale analog input level is specified in the ADC Analog Characteristics specification table.
AIN $\overline{B}$	16	
VQ	17	<b>Quiescent Voltage (Output)</b> - Filter connection for internal quiescent voltage.
FILT+	18	<b>Positive Voltage Reference (Output)</b> - Positive reference voltage for the internal sampling circuits.
VA	19	<b>Analog Power (Input)</b> - Positive power for the analog sections.
AGND	20	<b>Analog Ground (Input)</b> - Ground reference. Must be connected to analog ground.
MUTE $\overline{A}$	21	<b>Mute Control (Output)</b> - Each pin is active during power-up initialization, reset, muting, when master clock to left/right clock frequency ratio is incorrect, or power-down.
MUTE $\overline{B}$	24	
AOUT $\overline{A}$	22	<b>Analog Audio Output (Output)</b> - The full-scale output level is specified in the DAC Analog Characteristics specification table.
AOUT $\overline{B}$	23	



### 3. TYPICAL CONNECTION DIAGRAM



<sup>1</sup> If using separate supplies for VA and VD, 5.1 Ω resistor not needed. See "Grounding and Power Supply Decoupling."

<sup>2</sup> Use a 47 kΩ pull-down to select Slave Mode or 47 kΩ pull-up to VD to select Master Mode. See "Master/Slave Mode Selection."

<sup>3</sup> Use pull-up resistors in Software Mode. In Hardware Mode, use pull-up or pull-down. See "Mode Selection & De-Emphasis."

**Figure 1. CS4270 Typical Connection Diagram**

## 4. CHARACTERISTICS AND SPECIFICATIONS

(All Min/Max characteristics and specifications are guaranteed over the [Specified Operating Conditions](#). Typical performance characteristics and specifications are derived from measurements taken at nominal supply voltages and  $T_A = 25^\circ\text{C}$ .)

### SPECIFIED OPERATING CONDITIONS

(AGND = 0 V; all voltages with respect to ground.)

Parameters		Symbol	Min	Nom	Max	Units
DC Power Supplies:	Analog	VA	3.1	5.0	5.25	V
	Digital	VD	3.1	3.3	5.25	V
	Control Port Interface	VLC	1.7	3.3	5.25	V
Ambient Operating Temperature (Power Applied)	Commercial	$T_A$	-10	-	+70	$^\circ\text{C}$
	Automotive		-40	-	+85	$^\circ\text{C}$

### ABSOLUTE MAXIMUM RATINGS

(AGND = DGND = 0 V, All voltages with respect to ground.) ([Note 1](#))

Parameter		Symbol	Min	Typ	Max	Units
DC Power Supplies:	Analog	VA	-0.3	-	+6.0	V
	Digital	VD	-0.3	-	+6.0	V
	Control Port Interface	VLC	-0.3	-	+6.0	V
Input Current	( <a href="#">Note 2</a> )	$I_{in}$	-10	-	+10	mA
Analog Input Voltage		$V_{IN}$	AGND-0.7	-	VA+0.7	V
Digital Input Voltage	Control Port Interface	$V_{IND-C}$	-0.3	-	VLC+0.3	V
	Digital Interface	$V_{IND-D}$	-0.3	-	VD+0.3	V
Ambient Operating Temperature (Power Applied)		$T_{AC}$	-50	-	+95	$^\circ\text{C}$
Storage Temperature		$T_{stg}$	-65	-	+150	$^\circ\text{C}$

#### Notes:

1. Operation beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.
2. Any pin except supplies. Transient currents of up to  $\pm 100$  mA on the analog input pins will not cause SRC latch-up.

### THERMAL CHARACTERISTICS

Parameters	Symbol	Min	Typ	Max	Units
Allowable Junction Temperature		-	-	135	$^\circ\text{C}$
Junction to Ambient Thermal Impedance ( <a href="#">Note 3</a> )	(Multi-layer PCB) TSSOP	$\theta_{JA-M}$	-	70	$^\circ\text{C}/\text{W}$
	(Single-layer PCB) TSSOP	$\theta_{JA-S}$	-	105	$^\circ\text{C}/\text{W}$

3.  $\theta_{JA}$  is specified according to JEDEC specifications for multi-layer PCBs.

## DAC ANALOG CHARACTERISTICS - COMMERCIAL GRADE

(Full-Scale Output Sine Wave, 997 Hz (Note 4),  $F_s = 48/96/192$  kHz; Test load  $R_L = 3$  k $\Omega$ ,  $C_L = 10$  pF (see Figure 2). Measurement Bandwidth 10 Hz to 20 kHz, unless otherwise specified.)

Parameter			VA = 5 V			VA = 3.3 V			Unit
			Min	Typ	Max	Min	Typ	Max	
Dynamic Range	18 to 24-Bit	A-weighted	99	105	-	97	103	-	dB
		unweighted	96	102	-	94	100	-	dB
	16-Bit	A-weighted	90	96	-	90	96	-	dB
		unweighted	87	93	-	87	93	-	dB
Total Harmonic Distortion + Noise	18 to 24-Bit	0 dB	-	-89	-83	-	-89	-83	dB
		-20 dB	-	-76	-70	-	-76	-70	dB
		-60 dB	-	-36	-30	-	-36	-30	dB
	16-Bit	0 dB	-	-87	-81	-	-87	-81	dB
		-20 dB	-	-67	-61	-	-67	-61	dB
		-60 dB	-	-27	-21	-	-27	-21	dB

## DAC ANALOG CHARACTERISTICS - AUTOMOTIVE GRADE



(Full-Scale Output Sine Wave, 997 Hz (Note 4),  $F_s = 48/96/192$  kHz; Test load  $R_L = 3$  k $\Omega$ ,  $C_L = 10$  pF (see Figure 2). Measurement Bandwidth 10 Hz to 20 kHz, unless otherwise specified.)

Parameter			VA = 5 V			VA = 3.3 V			Unit
			Min	Typ	Max	Min	Typ	Max	
Dynamic Range	18 to 24-Bit	A-weighted	95	105	-	93	103	-	dB
		unweighted	92	102	-	90	100	-	dB
	16-Bit	A-weighted	86	96	-	86	96	-	dB
		unweighted	83	93	-	83	93	-	dB
Total Harmonic Distortion + Noise	18 to 24-Bit	0 dB	-	-89	-79	-	-89	-79	dB
		-20 dB	-	-76	-66	-	-76	-66	dB
		-60 dB	-	-36	-26	-	-36	-26	dB
	16-Bit	0 dB	-	-87	-77	-	-87	-77	dB
		-20 dB	-	-67	-57	-	-67	-57	dB
		-60 dB	-	-27	-17	-	-27	-17	dB

- One-half LSB of triangular PDF dither added to data.

**DAC ANALOG CHARACTERISTICS - ALL MODES**

Parameter	Symbol	Min	Typ	Max	Unit
Interchannel Isolation (1 kHz)		-	100	-	dB
<b>DC Accuracy</b>					
Interchannel Gain Mismatch		-	0.1	0.25	dB
Gain Drift		-100		+100	ppm/°C
<b>Analog Output</b>					
Full Scale Output Voltage		0.6•VA	0.65•VA	0.7•VA	V <sub>pp</sub>
Max DC Current draw from AOUTA or AOUTB	I <sub>OUTmax</sub>	-	10	-	μA
Max AC-Load Resistance (see Figure 3)	R <sub>L</sub>	-	3	-	kΩ
Max Load Capacitance (see Figure 3)	C <sub>L</sub>	-	100	-	pF
Output Impedance of AOUTA and AOUTB	Z <sub>OUT</sub>	-	100	-	Ω


**Figure 2. Output Test Load**

**Figure 3. Maximum Loading**



## DAC COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE

(The filter characteristics have been normalized to the sample rate ( $F_s$ ) and can be referenced to the desired sample rate by multiplying the given characteristic by  $F_s$ .) (See [Note 5](#))

Parameter	Symbol	Min	Typ	Max	Unit
<b>Single-Speed Mode</b>					
Passband ( <a href="#">Note 6</a> )	to -0.1 dB corner	0	-	.35	$F_s$
	to -3 dB corner	0	-	.4992	$F_s$
Frequency Response 10 Hz to 20 kHz		-.175	-	+.01	dB
StopBand		.5465	-	-	$F_s$
StopBand Attenuation ( <a href="#">Note 7</a> )		50	-	-	dB
Group Delay	tgd	-	10/ $F_s$	-	s
De-emphasis Error ( <a href="#">Note 8</a> )	$F_s = 32$ kHz	-	-	+1.5/+0	dB
	$F_s = 44.1$ kHz	-	-	+.05/-.25	dB
	$F_s = 48$ kHz	-	-	-.2/-.4	dB
<b>Double-Speed Mode</b>					
Passband ( <a href="#">Note 6</a> )	to -0.1 dB corner	0	-	.22	$F_s$
	to -3 dB corner	0	-	.501	$F_s$
Frequency Response 10 Hz to 20 kHz		-.15	-	+.15	dB
StopBand		.5770	-	-	$F_s$
StopBand Attenuation ( <a href="#">Note 7</a> )		55	-	-	dB
Group Delay	tgd	-	5/ $F_s$	-	s
<b>Quad-Speed Mode</b>					
Passband ( <a href="#">Note 6</a> )	to -0.1 dB corner	0	-	0.110	$F_s$
	to -3 dB corner	0	-	0.469	$F_s$
Frequency Response 10 Hz to 20 kHz		-.12	-	+0	dB
StopBand		0.7	-	-	$F_s$
StopBand Attenuation ( <a href="#">Note 7</a> )		51	-	-	dB
Group Delay	tgd	-	2.5/ $F_s$	-	s

5. Amplitude vs. Frequency plots of this data are available in [Section 9. "Filter Plots"](#) on page 41. See [Figures 24](#) through [47](#).
6. Response is clock dependent and will scale with  $F_s$ .
7. For Single-Speed Mode, the Measurement Bandwidth is 0.5465  $F_s$  to 3  $F_s$ .  
For Double-Speed Mode, the Measurement Bandwidth is 0.577  $F_s$  to 1.4  $F_s$ .  
For Quad-Speed Mode, the Measurement Bandwidth is 0.7  $F_s$  to 1  $F_s$ .
8. De-emphasis is available only in Single-Speed Mode.

## ADC ANALOG CHARACTERISTICS - COMMERCIAL GRADE

Measurement bandwidth is 10 Hz to 20 kHz unless otherwise specified. [Figure 18](#) input circuit, 1 kHz sine wave in.

<b>Dynamic Performance for Commercial Grade</b>			<b>VA = 5 V</b>			<b>VA = 3.3 V</b>			
<b>Single-Speed Mode</b>	<b>Fs = 48 kHz</b>	<b>Symbol</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
Dynamic Range	A-weighted		99	105	-	96	102	-	dB
	unweighted		96	102	-	93	99	-	dB
Total Harmonic Distortion + Noise	(Note 9)	THD+N							
	-1 dB		-	-95	-90	-	-92	-87	dB
	-20 dB		-	-82	-	-	-79	-	dB
	-60 dB		-	-42	-	-	-39	-	dB
<b>Double-Speed Mode</b>			<b>Fs = 96 kHz</b>						
Dynamic Range	A-weighted		99	105	-	96	102	-	dB
	unweighted		96	102	-	93	99	-	dB
	40 kHz bandwidth unweighted		-	99	-	-	96	-	dB
Total Harmonic Distortion + Noise	(Note 9)	THD+N							
	-1 dB		-	-95	-90	-	-92	-87	dB
	-20 dB		-	-82	-	-	-79	-	dB
	-60 dB		-	-42	-	-	-39	-	dB
	40 kHz bandwidth	-1 dB	-	-95	-	-	-87	-	dB
<b>Quad-Speed Mode</b>			<b>Fs = 192 kHz</b>						
Dynamic Range	A-weighted		99	105	-	96	102	-	dB
	unweighted		96	102	-	93	99	-	dB
	40 kHz bandwidth unweighted		-	99	-	-	96	-	dB
Total Harmonic Distortion + Noise	(Note 9)	THD+N							
	-1 dB		-	-95	-90	-	-92	-87	dB
	-20 dB		-	-82	-	-	-79	-	dB
	-60 dB		-	-42	-	-	-39	-	dB
	40 kHz bandwidth	-1 dB	-	-95	-	-	-87	-	dB
<b>Dynamic Performance for Commercial Grade - All Modes</b>									
<b>Parameter</b>			<b>Min</b>	<b>Typ</b>	<b>Max</b>				<b>Unit</b>
Interchannel Isolation			-	90	-				dB
<b>DC Accuracy</b>									
Interchannel Gain Mismatch			-	0.1	-				dB
Gain Error			-3	-	+3				%
Gain Drift			-	±100	-				ppm/°C
<b>Analog Input Characteristics</b>									
Full-Scale Input Voltage			0.53*VA	0.56*VA	0.58*VA				Vpp
Input Impedance			-	300	-				kΩ

9. Referred to the typical full-scale input voltage.

## ADC ANALOG CHARACTERISTICS - AUTOMOTIVE GRADE

Measurement Bandwidth is 10 Hz to 20 kHz unless otherwise specified. [Figure 18](#) input circuit, 1 kHz sine wave in.

<b>Dynamic Performance for Automotive Grade</b>			<b>VA = 5 V</b>			<b>VA = 3.3 V</b>			
<b>Single-Speed Mode</b>	<b>Fs = 48 kHz</b>	<b>Symbol</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
Dynamic Range	A-weighted		97	105	-	94	102	-	dB
	unweighted		94	102	-	91	99	-	dB
Total Harmonic Distortion + Noise	(Note 10)	THD+N							
	-1 dB		-	-95	-90	-	-92	-87	dB
	-20 dB		-	-82	-	-	-79	-	dB
	-60 dB		-	-42	-	-	-39	-	dB
<b>Double-Speed Mode</b>			<b>Fs = 96 kHz</b>						
Dynamic Range	A-weighted		97	105	-	94	102	-	dB
	unweighted		94	102	-	91	99	-	dB
	40 kHz bandwidth unweighted		-	99	-	-	96	-	dB
Total Harmonic Distortion + Noise	(Note 10)	THD+N							
	-1 dB		-	-95	-90	-	-92	-87	dB
	-20 dB		-	-82	-	-	-79	-	dB
	-60 dB		-	-42	-	-	-39	-	dB
40 kHz bandwidth	-1 dB		-	-95	-	-	-87	-	dB
<b>Quad-Speed Mode</b>			<b>Fs = 192 kHz</b>						
Dynamic Range	A-weighted		97	105	-	94	102	-	dB
	unweighted		94	102	-	91	99	-	dB
	40 kHz bandwidth unweighted		-	99	-	-	96	-	dB
Total Harmonic Distortion + Noise	(Note 10)	THD+N							
	-1 dB		-	-95	-90	-	-92	-87	dB
	-20 dB		-	-82	-	-	-79	-	dB
	-60 dB		-	-42	-	-	-39	-	dB
40 kHz bandwidth	-1 dB		-	-95	-	-	-87	-	dB
<b>Dynamic Performance for Automotive Grade - All Modes</b>									
<b>Parameter</b>			<b>Min</b>	<b>Typ</b>	<b>Max</b>				<b>Unit</b>
Interchannel Isolation			-	90	-				dB
<b>DC Accuracy</b>									
Interchannel Gain Mismatch			-	0.1	-				dB
Gain Error			-3	-	+3				%
Gain Drift			-	±100	-				ppm/°C
<b>Analog Input Characteristics</b>									
Full-Scale Input Voltage			0.53*VA	0.56*VA	0.58*VA				Vpp
Input Impedance			-	300	-				kΩ

10. Referred to the typical full-scale input voltage.

## ADC DIGITAL FILTER CHARACTERISTICS

(Measurement Bandwidth is 10 Hz to 20 kHz unless otherwise specified) (Note 11)

Parameter	Symbol	Min	Typ	Max	Unit
<b>Single-Speed Mode</b>					
Passband (-0.1 dB) (Note 12)		0	-	0.49	Fs
Passband Ripple		-	-	0.035	dB
Stopband (Note 12)		0.57	-	-	Fs
Stopband Attenuation		70	-	-	dB
Group Delay	$t_{gd}$	-	12/Fs	-	s
<b>Double-Speed Mode</b>					
Passband (-0.1 dB) (Note 12)		0	-	0.49	Fs
Passband Ripple		-	-	0.05	dB
Stopband (Note 12)		0.56	-	-	Fs
Stopband Attenuation		69	-	-	dB
Group Delay	$t_{gd}$	-	9/Fs	-	s
<b>Quad-Speed Mode</b>					
Passband (-0.1 dB) (Note 12)		0	-	0.26	Fs
Passband Ripple		-	-	0.05	dB
Stopband (Note 12)		0.50	-	-	Fs
Stopband Attenuation		60	-	-	dB
Group Delay	$t_{gd}$	-	5/Fs	-	s
<b>High-Pass Filter Characteristics</b>					
Frequency Response -3.0 dB		-	1	-	Hz
-0.13 dB (Note 13)		-	20	-	Hz
Phase Deviation @ 20 Hz (Note 13)		-	10	-	deg
Passband Ripple		-	-	0	dB

11. Plots of this data are contained in [Section 9. “Filter Plots”](#) on page 41. See [Figures 24](#) through [47](#).

12. The filter frequency response scales precisely with Fs.

13. Response shown is for Fs equal to 48 kHz. Filter characteristics scale with Fs.



## DC ELECTRICAL CHARACTERISTICS

(T<sub>A</sub> = 25° C; AGND=DGND=0, all voltages with respect to ground; MLCK=12.288 MHz; Master Mode)

Parameter	Symbol	Min	Typ	Max	Unit	
<b>Power Supply</b>						
Power Supply Current (Normal Operation)	VA = 5 V	I <sub>A</sub>	-	31	40	mA
	VA = 3.3 V	I <sub>A</sub>	-	27	35	mA
	VD, VLC = 5 V	I <sub>D</sub>	-	29	38	mA
	VD, VLC = 3.3 V	I <sub>D</sub>	-	20	29	mA
Power Supply Current (Power-Down Mode) (Note 14)	VA = 5 V	I <sub>A</sub>	-	1.51	-	mA
	VD, VLC = 5 V	I <sub>D</sub>	-	0.45	-	mA
Power Consumption	VA = 5 V, VD = VLC = 3.3 V	Normal Operation	-	221	296	mW
	VA = 5 V, VD = VLC = 5 V	Normal Operation	-	255	-	mW
		Power-Down Mode (Note 14)	-	9.8	323	mW
Power Supply Rejection Ratio (1 kHz)	(Note 15)	PSRR	-	55	-	dB
<b>Common Mode Voltage</b>						
Nominal Common Mode Voltage	VQ	-	VA/2	-	VDC	
Maximum DC Current Source/Sink from VQ		-	1	-	μA	
VQ Output Impedance		-	25	-	kΩ	
<b>Positive Voltage Reference</b>						
FILT+ Nominal Voltage	FILT+	-	VA	-	VDC	
Maximum DC Current Source/Sink from FILT+		-	10	-	μA	
FILT+ Output Impedance		-	18	-	kΩ	
<b>Mute Control</b>						
MUTEA, MUTEB Low-Level Output Voltage		-	0	-	V	
MUTEA, MUTEB High-Level Output Voltage		-	VA	-	V	
Maximum MUTEA & MUTEB Drive Current		-	3	-	mA	

14. Power Down Mode is defined as  $\overline{RST}$  = Low with all clocks and data lines held static.

15. Valid with the recommended capacitor values on FILT+ and VQ as shown in the Typical Connection Diagram.

## DIGITAL CHARACTERISTICS

Parameter (Note 16)	Symbol	Min	Typ	Max	Units
High-Level Input Voltage	Serial Port	V <sub>IH</sub>	0.7xVD	-	V
	Control Port		0.7xVLC	-	V
Low-Level Input Voltage	Serial Port	V <sub>IL</sub>	-	0.2xVD	V
	Control Port		-	0.2xVLC	V
High-Level Output Voltage at I <sub>o</sub> = 2 mA	Serial Port	V <sub>OH</sub>	VD - 1.0	-	V
	Control Port		VLC - 1.0	-	V
	MUTEA, MUTEB		VA - 1.0	-	V
Low-Level Output Voltage at I <sub>o</sub> = 2 mA	V <sub>OL</sub>	-	-	0.4	V
Input Leakage Current	I <sub>in</sub>	-10	-	10	μA

16. Serial Port signals include: SCLK, LRCK, SDOUT, SDIN

Control Port signals include: SDA/CDOOUT, SCL/CCLK, AD1/CDIN, AD0/CS,  $\overline{RST}$






## SWITCHING CHARACTERISTICS - SERIAL AUDIO PORT


(Logic "0" = AGND = 0 V; Logic "1" = VD, C<sub>L</sub> = 20 pF)

Parameter	Symbol	Min	Typ	Max	Unit	
Sample Rate	Single-Speed Mode	F <sub>s</sub>	4	-	54	kHz
	Double-Speed Mode	F <sub>s</sub>	50	-	108	kHz
	Quad-Speed Mode	F <sub>s</sub>	100	-	216	kHz
<b>MCLK Specifications</b>						
MCLK Frequency (Note 17)	tand-Alone Mode	f <sub>mclk</sub>	1.024	-	55.296	MHz
	Control Port Mode	f <sub>mclk</sub>	1.024	-	55.296	MHz
MCLK Duty Cycle			40	50	60	ns
<b>Master Mode</b>						
LRCK Duty Cycle			-	50	-	%
SCLK Period (Note 18)	t <sub>sclkw</sub>	-	$\frac{1}{(64)F_s}$	-	-	s
SCLK Duty Cycle			-	50	-	%
SCLK falling to LRCK edge	t <sub>mslr</sub>	-20	-	20	ns	
SCLK falling to SDOUT valid	t <sub>sdo</sub>	-	-	32	ns	
SDIN valid to SCLK rising setup time	t <sub>sdis</sub>	16	-	-	ns	
SCLK rising to SDIN hold time	t <sub>sdiH</sub>	20	-	-	ns	
<b>Slave Mode</b>						
LRCK Duty Cycle			40	50	60	%
SCLK Period (Note 17)	Single-Speed Mode	t <sub>sclkw</sub>	$\frac{1}{(128)F_s}$	-	-	s
	Double-Speed Mode	t <sub>sclkw</sub>	$\frac{1}{(64)F_s}$	-	-	s
	Quad-Speed Mode	t <sub>sclkw</sub>	$\frac{1}{(64)F_s}$	-	-	s
SCLK Duty Cycle			45	50	55	ns
SCLK falling to LRCK edge	t <sub>slrd</sub>	-20	-	20	ns	
SDOUT valid before SCLK rising	t <sub>stp</sub>	10	-	-	ns	
SDOUT valid after SCLK rising	t <sub>hld</sub>	5	-	-	ns	
SDIN valid to SCLK rising setup time	t <sub>sdis</sub>	16	-	-	ns	
SCLK rising to SDIN hold time	t <sub>sdiH</sub>	20	-	-	ns	


17. In Control Port Mode, MCLK Frequency and Functional Mode Select bits must be configured according to [Table 5](#), [Table 8](#), and [Table 12](#).

18. t<sub>sclkw</sub> = t<sub>sclkh</sub> + t<sub>sclkl</sub> in [Figures 5](#) and [7](#).



**Figure 4. Master Mode, Left-Justified SAI**

**Figure 5. Slave Mode, Left-Justified SAI**

**Figure 6. Master Mode, I²S SAI**

**Figure 7. Slave Mode, I²S SAI**

**Figure 8. Master and Slave Mode SDIN vs. SCLK**



**Figure 9. Format 0, Left-Justified up to 24-Bit Data**



**Figure 10. Format 1, I²S up to 24-Bit Data**



**Figure 11. Format 2, Right-Justified 16-Bit Data. (Available in Control Port Mode only)  
Format 3, Right-Justified 24-Bit Data. (Available in Control Port Mode only)**




## SWITCHING CHARACTERISTICS - I<sup>2</sup>C MODE CONTROL PORT

(Inputs: logic 0 = DGND, logic 1 = VLC)

Parameter	Symbol	Min	Max	Unit
<b>I<sup>2</sup>C Mode</b>				
SCL Clock Frequency	$f_{scl}$	-	100	kHz
RST Rising Edge to Start	$t_{irs}$	500	-	ns
Bus Free Time Between Transmissions	$t_{buf}$	4.7	-	$\mu$ s
Start Condition Hold Time (prior to first clock pulse)	$t_{hdst}$	4.0	-	$\mu$ s
Clock Low time	$t_{low}$	4.7	-	$\mu$ s
Clock High Time	$t_{high}$	4.0	-	$\mu$ s
Setup Time for Repeated Start Condition	$t_{sust}$	4.7	-	$\mu$ s
SDA Hold Time from SCL Falling <span style="color: blue;">(Note 19)</span>	$t_{hdd}$	0	-	$\mu$ s
SDA Setup time to SCL Rising	$t_{sud}$	250	-	ns
Rise Time of Both SDA and SCL Lines	$t_r$	-	1	$\mu$ s
Fall Time of Both SDA and SCL Lines	$t_f$	-	300	ns
Setup Time for Stop Condition	$t_{susp}$	4.7	-	$\mu$ s

19. Data must be held for sufficient time to bridge the 300 ns transition time of SCL.



**Figure 12. I<sup>2</sup>C Mode Control Port Timing**

## SWITCHING CHARACTERISTICS - SPI™ CONTROL PORT

(Inputs: logic 0 = DGND, logic 1 = VLC)

Parameter	Symbol	Min	Max	Unit
<b>SPI Mode</b>				
CCLK Clock Frequency	$f_{sclk}$	-	6	MHz
RST Rising Edge to CS Falling	$t_{srs}$	500	-	ns
CCLK Edge to $\overline{CS}$ Falling (Note 20)	$t_{spi}$	500	-	ns
$\overline{CS}$ High Time Between Transmissions	$t_{csh}$	1.0	-	$\mu$ s
$\overline{CS}$ Falling to CCLK Edge	$t_{css}$	20	-	ns
CCLK Low Time	$t_{scl}$	82	-	ns
CCLK High Time	$t_{sch}$	82	-	ns
CDIN to CCLK Rising Setup Time	$t_{dsu}$	40	-	ns
CCLK Rising to DATA Hold Time (Note 21)	$t_{dh}$	15	-	ns
Rise Time of CCLK and CDIN (Note 22)	$t_{r2}$	-	100	ns
Fall Time of CCLK and CDIN (Note 22)	$t_{f2}$	-	100	ns

20.  $t_{spi}$  only needed before first falling edge of  $\overline{CS}$  after  $\overline{RST}$  rising edge.  $t_{spi} = 0$  at all other times.

21. Data must be held for sufficient time to bridge the transition time of CCLK.

22. For  $F_{SCK} < 1$  MHz




Figure 13. SPI Control Port Timing

## 5. APPLICATIONS

### 5.1 Stand-Alone Mode

#### 5.1.1 Recommended Power-Up Sequence

Reliable power-up can be accomplished by keeping the device in reset until the power supplies, clocks and configuration pins are stable. It is also recommended that reset be enabled if the analog or digital supplies drop below the minimum specified operating voltages to prevent power glitch related issues.

#### 5.1.2 Master/Slave Mode

The CS4270 supports operation in either Master Mode or Slave Mode.

In Master Mode, LRCK and SCLK are outputs and are synchronously generated on-chip. LRCK is equal to  $F_s$  and SCLK is equal to  $64 \times F_s$ .

In Slave Mode, LRCK and SCLK are inputs, requiring external generation that is synchronous to MCLK. It is recommended that SCLK be  $48 \times$  or  $64 \times F_s$  to maximize system performance.

In Stand-Alone Mode, the CS4270 will enter Slave Mode when SDO $\bar{U}$ T ( $M/\bar{S}$ ) is pulled low through a  $47 \text{ k}\Omega$  resistor. Master Mode may be accessed by placing a  $47 \text{ k}\Omega$  pull-up to VD on the SDO $\bar{U}$ T ( $M/\bar{S}$ ) pin.

Configuration of clock ratios in each of these modes is outlined in [Table 2](#).

#### 5.1.3 System Clocking

The CS4270 will operate at sampling frequencies from 4 kHz to 216 kHz. This range is divided into three speed modes as shown in [Table 1](#)

Mode	Sampling Frequency
<i>Single-Speed</i>	4-54 kHz
<i>Double-Speed</i>	50-108 kHz
<i>Quad-Speed</i>	100-216 kHz

Table 1. Speed Modes

### 5.1.4 Clock Ratio Selection

Depending on whether the CS4270 is in Master or Slave Mode, different MCLK/LRCK and SCLK/LRCK ratios may be used. These ratios are shown in the [Table 2](#).

<b>Master Mode</b>					
	MCLK/LRCK	SCLK/LRCK	LRCK	MDIV2	MDIV1
<b>Single-Speed</b>	256	64	Fs	0	0
	384	64	Fs	0	1
	512	64	Fs	1	0
	1024	64	Fs	1	1
<b>Double-Speed</b>	128	64	Fs	0	0
	192	64	Fs	0	1
	256	64	Fs	1	0
	512	64	Fs	1	1
<b>Quad-Speed</b>	64	64	Fs	0	0
	96	64	Fs	0	1
	128	64	Fs	1	0
	256	64	Fs	1	1
<b>Slave Mode</b>					
	MCLK/LRCK	SCLK/LRCK	LRCK	MDIV2	MDIV1
<b>Single-Speed</b>	256	32, 48, 64, 128	Fs	0	0
	384	32, 48, 64, 96	Fs	0	1
	512	32, 48, 64, 128	Fs	1	0
	1024	32, 48, 64, 96	Fs	1	1
<b>Double-Speed</b>	128	32, 48, 64	Fs	0	0
	192	32, 48, 64	Fs	0	1
	256	32, 48, 64	Fs	1	0
	512	32, 48, 64	Fs	1	1
<b>Quad-Speed</b>	64	32, 48, 64	Fs	0	0
	96	32, 48, 64	Fs	0	1
	128	32, 48, 64	Fs	1	0
	256	32, 48, 64	Fs	1	1

**Table 2. Clock Ratios - Stand-Alone Mode**

### 5.1.5 Interpolation Filter

In Stand-Alone Mode, the fast roll-off interpolation filter is used. Filter specifications can be found in [Section 4](#). Plots of the data are contained in [Section 9. "Filter Plots" on page 41](#).

### 5.1.6 High-Pass Filter

The operational amplifiers in the input circuitry driving the CS4270 may generate a small DC offset into the ADC. The CS4270 includes a high-pass filter after the decimator to remove any DC offset which could result in recording a DC level, possibly yielding "clicks" when switching between devices in a multichannel system. In Stand-Alone Mode, the high-pass filter continuously subtracts a measure of the DC offset from the output of the decimation filter. This function cannot be disabled in Stand-Alone Mode.



### 5.1.7 Mode Selection & De-Emphasis

The sample rate,  $F_s$ , can be adjusted from 4 kHz to 216 kHz and De-emphasis, optimized for 44.1 kHz, is available in Single-Speed Mode. In Stand-Alone Master Mode, the CS4270 must be set to the proper mode via the mode pins, M1 and M0. In Slave Mode, the CS4270 auto-detects Speed Mode and the M0 pin becomes De-emphasis select. Stand-alone definitions of the mode pins are shown in [Table 3](#).

Mode 1	Mode 0	Mode	Sample Rate ( $F_s$ )	De-Emphasis
0	0	Single-Speed Mode	4 kHz - 54 kHz	Off
0	1	Single-Speed Mode	4 kHz - 54 kHz	44.1 kHz
1	0	Double-Speed Mode	50 kHz - 108 kHz	Off
1	1	Quad-Speed Mode	100 kHz - 216 kHz	Off

**Table 3. CS4270 Stand-Alone Mode Control**

### 5.1.8 Serial Audio Interface Format Selection

Either I<sup>2</sup>S or Left-Justified serial audio data format may be selected in Stand-Alone Mode. The selection will affect both the input and output format. Placing a 10 k $\Omega$  pull-up to VD on the I<sup>2</sup>S/LJ pin will select the I<sup>2</sup>S format, while placing a 10 k $\Omega$  pull-down to DGND on the I<sup>2</sup>S/LJ pin will select the Left-Justified format.

## 5.2 Control Port Mode

### 5.2.1 Recommended Power-Up Sequence - Access to Control Port Mode

1. Pull  $\overline{\text{RST}}$  low until the power supply, MCLK, and LRCK are stable.
2. Release  $\overline{\text{RST}}$ . The Control Port will be accessible.
3. Set the power down bit (register 0x02h, bit 0) to "1" for 1 ms minimum within 10 ms after releasing  $\overline{\text{RST}}$  and then set to "0" prior to reading or writing to other registers.
4. Initiate a SPI or I<sup>2</sup>C transaction as described in [Section 6.1](#) or [Section 6.2](#), respectively.

### 5.2.2 Master / Slave Mode Selection

The CS4270 supports operation in either Master Mode or Slave Mode.

In Master Mode, LRCK and SCLK are outputs and are synchronously generated on-chip. LRCK is equal to  $F_s$  and SCLK is equal to  $64 \times F_s$ .

In Slave Mode, LRCK and SCLK are inputs, requiring external generation that is synchronous to MCLK. It is recommended that SCLK be  $48 \times$  or  $64 \times F_s$  to maximize system performance.

Configuration of clock ratios in each of these modes will be outlined in the [Table 10](#) and [Table 9](#).

In Control Port Mode the CS4270 will default to Slave Mode. The user may change this default setting by changing the status of the M/S bits in the Functional Control Register (03h).

### 5.2.3 System Clocking

The CS4270 will operate at sampling frequencies from 4 kHz to 216 kHz. This range is divided into three speed modes as shown in [Table 4](#).

Mode	Sampling Frequency
<b>Single-Speed</b>	4-54 kHz
<b>Double-Speed</b>	50-108 kHz
<b>Quad-Speed</b>	100-216 kHz

Table 4. Speed Modes

### 5.2.4 Clock Ratio Selection

In Control Port Master Mode, the user must configure the mode bits (MCLK Freq<2:0>) to set the speed mode and select the appropriate clock ratios. Depending on whether the CS4270 is in Master or Slave Mode, different MCLK/LRCK and SCLK/LRCK ratios may be used. These ratios as well as the Control Port Register Bits are shown in [Table 5](#), [Table 9](#) and [Section 8.3 on page 36](#).

Master Mode						
	MCLK/LRCK	SCLK/LRCK	LRCK	MCLK Freq<2>	MCLK Freq<1>	MCLK Freq<0>
<b>Single-Speed</b>	256	64	F <sub>s</sub>	0	0	0
	384	64	F <sub>s</sub>	0	0	1
	512	64	F <sub>s</sub>	0	1	0
	768	64	F <sub>s</sub>	0	1	1
	1024	64	F <sub>s</sub>	1	0	0
<b>Double-Speed</b>	128	64	F <sub>s</sub>	0	0	0
	192	64	F <sub>s</sub>	0	0	1
	256	64	F <sub>s</sub>	0	1	0
	384	64	F <sub>s</sub>	0	1	1
	512	64	F <sub>s</sub>	1	0	0
<b>Quad-Speed</b>	64	64	F <sub>s</sub>	0	0	0
	96	64	F <sub>s</sub>	0	0	1
	128	64	F <sub>s</sub>	0	1	0
	192	64	F <sub>s</sub>	0	1	1
	256	64	F <sub>s</sub>	1	0	0
Slave Mode						
	MCLK/LRCK	SCLK/LRCK	LRCK	MCLK Freq<2>	MCLK Freq<1>	MCLK Freq<0>
<b>Single-Speed</b>	256	32, 64, 128	F <sub>s</sub>	0	0	0
	384	32, 48, 64, 96, 128	F <sub>s</sub>	0	0	1
	512	32, 64, 128	F <sub>s</sub>	0	1	0
	768	32, 48, 64, 96, 128	F <sub>s</sub>	0	1	1
	1024	32, 64, 128	F <sub>s</sub>	1	0	0

Table 5. Clock Ratios - Control Port Mode