



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## Low-Power Audio Codec with SoundWire®-I<sup>2</sup>S/TDM and Audio Processing


### System Features

- Stereo headphone (HP) output with 114-dB dynamic range
  - Class H HP amplifier with four-level automatic or manual supply adjust
  - Power output 2 x 35 mW into 30 Ω
- Mono mic input with 114-dB dynamic range
  - Low-noise headset bias with integrated bias resistor
  - 1-V<sub>RMS</sub> input voltage
  - Integrated AC-coupling capacitors
- Integrated detect features
  - OMTP (Open Mobile Terminal Platform) and AHJ (American headset jack) headset-type detection and configuration with low-impedance internal switches
  - Mic short (S0 Button) detect with ADC automute
  - Automatic Hi-Z of headset bias output to ground on headset bias current rise or HP/headset unplug
- System wake from headset/headphone plug/unplug or S0 button press
- Interrupt output
- Mono equalizer for side-tone mix
- MIPI® SoundWire® or I<sup>2</sup>C/I<sup>2</sup>S/TDM control and audio interface
- S/PDIF transmit (Sony/Philips digital interface format)

- Integrated fractional-N PLL
  - Increases system-clock flexibility for audio processing
  - Reference clock sourced from either I<sup>2</sup>S/TDM bit clock or MIPI SoundWire clock
- Audio serial port (ASP)
  - I<sup>2</sup>S (two channels) or TDM (up to four channels)
  - Slave or Hybrid-Master Mode (bit-clock slave and LRCK/FSYNC derived from bit clock)
  - Sample-rate converter (SRC) for two input channels, with bypass
  - SRC for one output channel, with bypass
  - User isochronous audio transport support
  - Supports up to 192-kHz sample rate to S/PDIF output
  - Sample rate support for 8 to 192 kHz
- Integrated power management
  - Digital core operates from either an external 1.2-V supply or LDO from a 1.8-V supply.
  - Step-down charge pump improves HP efficiency
  - Independent peripheral power-down controls
  - Standby operation from VP with all other supplies powered off
  - VP monitor to detect and report brownout conditions
  - Low-impedance switching suppresses ground-noise

### Applications

- Ultrabooks, tablets, and smartphones
- Digital headsets



---

## General Description

The CS42L42 is a low-power audio codec with integrated MIPI SoundWire interface or I<sup>2</sup>C/I<sup>2</sup>S/TDM interfaces designed for portable applications. It provides a high-dynamic range, stereo DAC for audio playback and a mono high-dynamic-range ADC for audio capture.

The CS42L42 provides high performance (up to 24-bit) audio for ADC and DAC audio playback and capture functions as well as for the S/PDIF transmitter. The CS42L42 architecture includes bypassable SRCs and a bypassable, three-band, 32-bit parametric equalizer that allows processing of digital audio data.

A digital mixer is used to mix the ADC or serial ports to the DACs. There is independent attenuation on each mixer input.

The processing along the output paths from the ADC or serial port to the two stereo DACs includes volume adjustment and mute control.

The CS42L42 is available in a 49-ball WLCSP package and a 48-pin QFN package for extended temperature range grade of -40°C to +85°C.



**Table of Contents**

<b>1 Pin Assignments and Descriptions</b> . . . . .	<b>4</b>	<b>6 Register Quick Reference</b> . . . . .	<b>103</b>
1.1 WLCSP Pin Out (Through-Package View) . . . . .	4	6.1 SoundWire Address Maps . . . . .	104
1.2 QFN Pin Out (Through-Package View) . . . . .	5	6.2 Slave Control Port Registers . . . . .	105
1.3 Pin Descriptions . . . . .	6	6.3 Slave Data Port 1–3, 15 Registers . . . . .	106
1.4 Electrostatic Discharge (ESD) Protection Circuitry . . . . .	8	6.4 Global Registers . . . . .	107
<b>2 Typical Connections</b> . . . . .	<b>10</b>	6.5 Power-Down and Headset-Detect Registers . . . . .	108
2.1 Electromagnetic Compatibility (EMC) Circuitry . . . . .	12	6.6 Clocking Registers . . . . .	109
<b>3 Characteristics and Specifications</b> . . . . .	<b>13</b>	6.7 Interrupt Registers . . . . .	109
Table 3-1. Parameter Definitions . . . . .	13	6.8 Fractional-N PLL Registers . . . . .	111
Table 3-2. Recommended Operating Conditions . . . . .	13	6.9 HP Load Detect Registers . . . . .	111
Table 3-3. Absolute Maximum Ratings . . . . .	13	6.10 Headset Interface Registers . . . . .	111
Table 3-4. Output Fault Rating . . . . .	14	6.11 Headset Bias Registers . . . . .	112
Table 3-5. Combined High-Performance ADC On-Chip Analog and Digital Filter Characteristics . . . . .	14	6.12 ADC Registers . . . . .	112
Table 3-6. ADC High-Pass Filter (HPF) Characteristics . . . . .	14	6.13 DAC Registers . . . . .	113
Table 3-7. Combined DAC Digital, On-Chip Analog, and HPOUTx Filter Characteristics . . . . .	14	6.14 HP Control Registers . . . . .	113
Table 3-8. DAC High-Pass Filter (HPF) Characteristics . . . . .	15	6.15 Class H Registers . . . . .	113
Table 3-9. HSINx to SDOUt with SRC-Enabled Datapath Characteristics . . . . .	15	6.16 Mixer Volume Registers . . . . .	113
Table 3-10. SDIN to HPOUTx with SRC-Enabled Datapath Characteristics . . . . .	15	6.17 Equalizer Registers . . . . .	114
Table 3-11. Wind-Noise Digital Filter Characteristics . . . . .	16	6.18 AudioPort Interface Registers . . . . .	114
Table 3-12. HSIN-to-Serial Data Out Characteristics . . . . .	17	6.19 SRC Registers . . . . .	115
Table 3-13. Serial Data In-to-HPOUTx Characteristics . . . . .	18	6.20 DMA Registers . . . . .	115
Table 3-14. HSBIAS Characteristics . . . . .	19	6.21 S/PDIF Registers . . . . .	115
Table 3-15. Switching Specifications—HSBIAS . . . . .	20	6.22 Serial Port Transmit Registers . . . . .	116
Table 3-16. DC Characteristics . . . . .	22	6.23 Serial Port Receive Registers . . . . .	116
Table 3-17. Power-Supply Rejection Ratio (PSRR) Characteristics . . . . .	22	6.24 ID Registers . . . . .	117
Table 3-18. Power Consumption . . . . .	24	<b>7 Register Descriptions</b> . . . . .	<b>117</b>
Table 3-19. Register Field Settings . . . . .	25	7.1 SoundWire Control Port 0 Registers . . . . .	118
Table 3-20. S0 Button Detect Characteristics . . . . .	25	7.2 SoundWire Data Port (1–3) Descriptions . . . . .	124
Table 3-21. Switching Specifications—SoundWire Port . . . . .	25	7.3 Global Registers . . . . .	128
Table 3-22. Digital Audio Interface Timing Characteristics . . . . .	27	7.4 Power Down and Headset Detects . . . . .	131
Table 3-23. Switching Characteristics—S/PDIF Transmitter . . . . .	28	7.5 Clocking Registers . . . . .	137
Table 3-24. I <sup>2</sup> C Slave Port Characteristics . . . . .	28	7.6 Interrupt Registers . . . . .	140
Table 3-25. Digital Interface Specifications and Characteristics . . . . .	29	7.7 Fractional-N PLL Registers . . . . .	147
<b>4 Functional Description</b> . . . . .	<b>30</b>	7.8 HP Load-Detect Registers . . . . .	149
4.1 Analog Input . . . . .	32	7.9 Headset Interface Registers . . . . .	149
4.2 Digital Mixer . . . . .	33	7.10 Headset Bias Registers . . . . .	153
4.3 Three-Band Equalizer . . . . .	34	7.11 ADC Registers . . . . .	154
4.4 Analog Output . . . . .	37	7.12 DAC Control Registers . . . . .	155
4.5 System Headphone Parasitic Resistances . . . . .	40	7.13 HP Control Register . . . . .	156
4.6 Class H Amplifier . . . . .	42	7.14 Class H Register . . . . .	156
4.7 Clocking Architecture . . . . .	47	7.15 Mixer . . . . .	156
4.8 SoundWire Interface . . . . .	53	7.16 Equalizer . . . . .	157
4.9 Audio Serial Port (ASP) . . . . .	68	7.17 AudioPort Interface Registers . . . . .	159
4.10 S/PDIF Tx Port . . . . .	74	7.18 SRC Registers . . . . .	161
4.11 Sample-Rate Converters (SRCs) . . . . .	76	7.19 DMA Registers . . . . .	161
4.12 Headset Interface . . . . .	77	7.20 S/PDIF . . . . .	162
4.13 Headset Type Detect . . . . .	79	7.21 Serial Port Register Transmit Registers . . . . .	163
4.14 Plug Presence Detect . . . . .	80	7.22 Serial Port Receive Registers . . . . .	165
4.15 Power-Supply Considerations . . . . .	83	7.23 ID Registers . . . . .	169
4.16 Control-Port Operation . . . . .	85	<b>8 PCB Layout Considerations</b> . . . . .	<b>170</b>
4.17 Reset . . . . .	87	8.1 Power Supply . . . . .	170
4.18 Interrupts . . . . .	88	8.2 Grounding . . . . .	170
<b>5 System Applications</b> . . . . .	<b>90</b>	8.3 QFN Thermal Pad . . . . .	170
5.1 Power-Up Sequence . . . . .	90	<b>9 Plots</b> . . . . .	<b>171</b>
5.2 Power-Down Sequence . . . . .	93	9.1 Digital Filter Response . . . . .	171
5.3 SoundWire Power Sequences . . . . .	94	9.2 Windnoise Filter Responses . . . . .	177
5.4 Page 0x30 Read Sequence . . . . .	98	9.3 HSBIAS Current Sense vs. VP Voltage per Trip Setting . . . . .	179
5.5 PLL Clocking . . . . .	98	<b>10 Package Dimensions</b> . . . . .	<b>180</b>
5.6 Standby Mode and Headset Clamps . . . . .	98	10.1 WLCSP Package Dimensions . . . . .	180
5.7 Detection Sequence from Wake . . . . .	98	10.2 QFN Package Dimensions . . . . .	181
5.8 VD_FILTER/ESD Diode . . . . .	102	<b>11 Thermal Characteristics</b> . . . . .	<b>182</b>
5.9 External Output Switch Considerations . . . . .	102	<b>12 Ordering Information</b> . . . . .	<b>182</b>
		<b>13 References</b> . . . . .	<b>182</b>
		<b>14 Revision History</b> . . . . .	<b>183</b>

# 1 Pin Assignments and Descriptions

This section shows pin assignments and describes pin functions.

## 1.1 WLCSP Pin Out (Through-Package View)








Figure 1-1. WLCSP Pin Diagram (Through-Package View)





**1.2 QFN Pin Out (Through-Package View)**

**Figure 1-2. QFN Pin Diagram**

## 1.3 Pin Descriptions

**Table 1-1. Pin Descriptions**

Pin Name	CSP Pin #	QFN Pin #	Power Supply	I/O	Pin Description	Internal Connection	Driver	Receiver	State at Reset
<b>Microphone</b> 									
HS_CLAMP1	F2	26	VP	I	<b>Headset Depletion FET Connections.</b> Input to drain of integrated depletion FET for ground-noise rejection.	—	—	—	Input
HS_CLAMP2	E2	27							
HS3_REF	G4	19	VP	I	<b>Headset Connection Reference.</b> Input to pseudodifferential HP output reference	—	—	—	Input
HS4_REF	F4	20							
HS3	G2	24	VP	I	<b>Headset Connections.</b> Input to headset and mic-button detection functions	—	—	—	Input
HS4	F1	28							
HSBIAS_FILT	F3	22	VP	I	<b>Headset Bias Source Voltage Filter.</b> Filter connection for the internal quiescent voltage used for headset bias generation.	—	—	—	Input
HSBIAS_FILT_REF	E3	23	VP	I					
HSIN-	D1	30	VP	I	<b>Inverting Mic Inputs.</b> Inverting analog input for the ADC.	—	—	—	Input
HSIN+	E1	29	VP	I	<b>Noninverting Mic Inputs.</b> Noninverting analog input for the ADC.	—	—	—	Input
RING_SENSE	G3	21	VP	I	<b>Ring Sense Input.</b> Sense pin to detect S/PDIF or headphone plug. Can be configured to be debounced on plug and unplug events independently.	—	—	—	Input
<b>Headphone</b> 									
HPOUTA	E5	15	±VCP_FILT	O	<b>Headphone Audio Output.</b> Ground-centered audio output.	—	—	—	—
HPOUTB	G5	16							
HPSENSA	D5	14	±VCP_FILT	I	<b>Headphone Audio Sense Input.</b> Audio sense input.	—	—	—	Input
HPSENSB	F5	17							
TIP_SENSE	E4	18	VP	I	<b>Tip Sense.</b> Output can be set to wake the system. Independently configurable to be debounced on plug and unplug events.	—	Hi-Z	—	—
<b>Digital I/O</b> 									
AD0	C3	35	VL	I	<b>I<sup>2</sup>C Address Input/SoundWire Instance ID Input.</b> Address pins for I <sup>2</sup> C or SoundWire Instance ID [1:0] input.	—	—	Hysteresis on CMOS input	Input
AD1	B2	34							
ASP_LRCK/ FSYNC	B5	43	VL	I/O	<b>ASP Left/Right Clock or Frame Sync.</b> Left or right word select, or frame start sync for the ASP interface.	—	CMOS output	Hysteresis on CMOS input	Input
ASP_SCLK/ SWIRE_CLK	B4	42	VL	I	<b>ASP/SoundWire Serial Data Clock.</b> SoundWire data-shift clock in SoundWire Mode or serial data-shift clock for the ASP interface in I <sup>2</sup> S/TDM Mode. Source clock used for internal master clock generation.	—	—	Hysteresis on CMOS input	Input
ASP_SDIN/ SWIRE_SD	A5	44	VL	I/O	<b>ASP Serial Data Input/SoundWire Serial Data Input and Output.</b> Serial data input and output in SoundWire mode or serial data input for the ASP interface in I <sup>2</sup> S/TDM mode.	—	CMOS output	Hysteresis on CMOS input	Input
ASP_SDOOUT	A4	41	VL	O	<b>ASP Serial Data Output.</b> Serial data output for the ASP interface.	Weak pull-down	CMOS output	—	Output
DIGLDO_PDN	D4	4	VP	I	<b>Digital LDO Power Down.</b> Digital core logic LDO power down.	—	—	Hysteresis on CMOS input	Input
INT	B7	2	VP	O	<b>Interrupt output.</b> Programmable, open-drain, active-low programmable interrupt output.	—	CMOS open-drain output	—	Output
RESET	C5	1	VP	I	<b>Reset.</b> Hardware reset.	—	—	Hysteresis on CMOS input	Input
SCL	A2	37	VL	I	<b>I<sup>2</sup>C Clock.</b> Clock input for the I <sup>2</sup> C interface.	—	—	Hysteresis on CMOS input	Input

**Table 1-1. Pin Descriptions (Cont.)**

Pin Name	CSP Pin #	QFN Pin #	Power Supply	I/O	Pin Description	Internal Connection	Driver	Receiver	State at Reset
SDA	A1	36	VL	I/O	<b>I<sup>2</sup>C Input/Output.</b> I <sup>2</sup> C input and output.	—	CMOS open-drain output	Hysteresis on CMOS input	Input
SPDIF_TX	A6	45	VL	O	<b>S/PDIF Audio Serial Data Output.</b> Serial data output for S/PDIF interface.	—	CMOS output	—	Output
SWIRE_SEL	D3	40	VL	I	<b>SoundWire Select.</b> SoundWire interface selection input. Defines the serial and audio interface type. If asserted, SoundWire is the control and audio interface, otherwise I <sup>2</sup> C is control and TDM/I <sup>2</sup> S is used for audio data.	—	—	Hysteresis on CMOS input	Input
VL_SEL	C4	48	VP	I	<b>VL Supply Voltage Select.</b> Select for VL power supply voltage level. Connect to VP for 1.8-V VL supply, connect to GNDD for 1.2-V VL supply	—	—	Hysteresis on CMOS input	Input
WAKE	C6	3	VP	O	<b>Wake up.</b> Programmable, open-drain, active-low output. This outputs the state of the Mic S0 or HP wake detect.	—	Hi-Z, CMOS open-drain output	—	Output
<b>Charge Pump</b> 									
-VCP_FILT	G6	13	VCP/VP1	O	<b>Inverting Charge Pump Filter Connection.</b> Power supply for the inverting charge pump that provides the negative rail for the HP amplifier.	—	—	—	—
+VCP_FILT	E6	10	VCP/VP1	O	<b>Step Down Charge Pump Filter Connection.</b> Power supply for the step down charge pump that provides the positive rail for the HP amplifier.	—	—	—	—
FLYC	F7	9	VCP/VP1	O	<b>Charge Pump Cap Common Node.</b> Common positive node for the HP amplifiers' step-down and inverting charge pumps' flying capacitors.	—	—	—	—
FLYN	G7	11	VCP/VP1	O	<b>Charge Pump Cap Negative Node.</b> Negative node for the inverting charge pump's flying capacitor.	—	—	—	—
FLYP	E7	8	VCP/VP1	O	<b>Charge Pump Cap Positive Node.</b> Positive node for HP amps' step-down charge pump's flying capacitor.	—	—	—	—
<b>Power</b> 									
FILT+	C1	32	VA	I	<b>Positive Voltage Reference.</b> Positive reference voltage for internal sampling circuits.	—	—	—	—
VA	B1	33	N/A	I	<b>Analog Power Supply.</b> Power supply for the internal analog section.	—	—	—	—
VCP	D6	7	N/A	I	<b>Charge Pump Power.</b> Power supply for the internal HP amplifiers charge pump.	—	—	—	—
VD_FILT	A7	47	N/A	I	<b>1.2-V Digital Core Power Supply.</b> Power supply for internal digital logic.	—	—	—	—
VL	A3	39	N/A	I	<b>I/O Power Supply.</b> Power supply for external interface and internal digital logic.	—	—	—	—
VP	D7	6	N/A	I	<b>High Voltage Interface Supply.</b> Power supply for high voltage interface.	—	—	—	—
<b>Ground</b> 									
GNDA	C2	31	N/A	I	<b>Analog Ground.</b> Ground reference for the internal analog section.	—	—	—	—
GNDL	B3	38	N/A	I	<b>Digital Ground.</b> Ground reference for interface section.	—	—	—	—
GNDHS	G1	25	N/A	I	<b>Headset Ground.</b> Ground reference for the internal analog section.	—	—	—	—
GNDCP	F6	12	N/A	I	<b>Charge Pump Ground.</b> Ground reference for the internal HP amplifiers charge pump.	—	—	—	—
GNDD	B6	46	N/A	I	<b>Digital Ground.</b> Ground reference for the internal digital circuits.	—	—	—	—
<b>Test</b> 									
TSTI	D2, C7	—	N/A	I	<b>Test input.</b> Connect to GNDA.	—	—	—	—

1. The power supply is determined by ADPTPWR setting (see [Section 7.14.1](#)). VP is used if ADPTPWR = 001 (VP\_CP Mode) or when necessary for ADPTPWR = 111 (Adapt-to-Signal Mode).




## 1.4 Electrostatic Discharge (ESD) Protection Circuitry



ESD-sensitive device. The CS42L42 is manufactured on a CMOS process. Therefore, it is generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken while handling and storing this device. This device is qualified to current JEDEC ESD standards.




Fig. 1-3 provides a composite view of the ESD domains showing the ESD protection paths between each pad and the substrate (GNDA) and the interrelations between some domains. Note that this figure represents the structure for the internal protection devices and that additional protections can be implemented as part of the integration into the board.







**Figure 1-3. Composite ESD Topology**

Table 1-2 shows the individual ESD domains and lists the pins associated with each domain.

**Table 1-2. ESD Domains**

ESD Domain	Signal Name (CSP/QFN) (See * in Topology Figures for Pad)	Topology
VL/ GNDA 1	AD0 AD1 ASP_LRCK/FSYNC GNDL SCL SDA ASP_SDOOUT SPDIF_TX SWIRE_SEL ASP_SCLK/SWIRE_CLK SWIRE_SD/ASP_SDIIN VD_FILT VL	
VD_FILT/ GNDA	VD_FILT GNDD TSTI	
VA/ GNDA	FILT+ GNDA VA	

**Table 1-2. ESD Domains (Cont.)**

ESD Domain	Signal Name (CSP/QFN) (See * in Topology Figures for Pad)	Topology
VCP/ GNDA	VCP	
VP/ GNDA	GNDHS HS3 HS4 HS_CLAMP1 HS_CLAMP2 HSBIAS_FILTER HSBIAS_FILTER_REF HSIN+ HSIN- VP VL_SEL INT WAKE RESET DIGLDO_PDN	
+VCP_FILTER/ -VCP_FILTER	+VCP_FILTER -VCP_FILTER FLYN HPSENSA HPSENSB HPOUTA HPOUTB GNDCP	
VP/ -VCP_FILTER	FLYC FLYP HS3_REF HS4_REF RING_SENSE TIP_SENSE	

1. See Section 5.8 for additional information regarding VD\_FILTER and VL.

## 2 Typical Connections





Figure 2-1. Typical Connection Diagram for I<sup>2</sup>C, I<sup>2</sup>S, or TDM




**Figure 2-2. Typical Connection Diagram for SoundWire**

**Notes:**

1.  $R_{P\_J}$  and  $R_{P\_W}$  values can be determined by the  $\overline{INT}$  and  $\overline{WAKE}$  pin specifications in Table 3-25.
2.  $R_{P\_I2C}$  values can be determined by the I<sup>2</sup>C pull-up resistance specification in Table 3-24.
3. The headphone amplifier's output power and distortion ratings use the nominal capacitances shown. Larger capacitance reduces ripple on the internal amplifiers' supplies and, in turn, reduces distortion at high-output power levels. Smaller capacitance may not reduce ripple enough to achieve output power and distortion ratings. Because actual values of typical X7R/X5R ceramic capacitors deviate from nominal values by a percentage specified in the manufacturer's data sheet, capacitors must be selected for minimum output power and maximum distortion required. Higher value capacitors than those shown may be used, however lower value capacitors must not (values can vary from the nominal by  $\pm 20\%$ ). See Section 2.1.2 for additional details.
4. Series resistance in the path of the power supplies must be avoided. Any voltage drop on VCP directly affects the negative charge-pump supply ( $-VCP\_FILT$ ) and clips the audio output.
5. Lowering capacitance below the value shown affects PSRR, THD+N performance, ADC-DAC isolation and intermodulation, and interchannel isolation and intermodulation.

## 2.1 Electromagnetic Compatibility (EMC) Circuitry

The circuit in Fig. 2-3 may be applied to signals not local to the CS42L42 (i.e., that traverse significant distances) for EMC.



**Figure 2-3. Optional EMC Circuit**

### 2.1.1 Low-Profile Charge-Pump Capacitors

In the typical connection for analog mics (Fig. 2-1), the recommended capacitor values for the charge-pump circuitry are 2.2  $\mu\text{F}$ , rated as X7R/X5R or better. The following low-profile versions of these capacitors are suitable for the application:

- Description: 2.2  $\mu\text{F}$   $\pm 20\%$ , 6.3 V, X5R, 0201
- Manufacturer, Part Number: Murata, GRM033R60J225ME47, nominal height = 0.3 mm
- Manufacturer, Part Number: AVX, 02016D225MAT2A, nominal height = 0.33 mm

**Note:** Although the 0201 capacitors described are suitable, larger capacitors such as 0402 or larger may provide acceptable performance.

### 2.1.2 Ceramic Capacitor Derating

Note 3 in Fig. 2-1 highlights that ceramic capacitor derating factors can significantly affect in-circuit capacitance values and, in turn, CS42L42 performance. Under typical conditions, numerous types and brands of large-value ceramic capacitors in small packages exhibit effective capacitances well below their  $\pm 20\%$  tolerance, with some being derated by as much as  $-50\%$ . These same capacitors, when tested by a multimeter, read much closer to their rated value. A similar derating effect has not been observed with tantalum capacitors.

The derating observed varied with manufacturer and physical size: Larger capacitors performed better, as did ones from Kemet Electronics Corp. and TDK Corp. of any size. This derating effect is described in data sheets and in applications notes from capacitor manufacturers. For instance, as DC and AC voltages are varied from the standard test points (applied DC and AC voltages for standard test points versus PSRR test are 0 and 1  $V_{\text{RMS}}$  @ 1 kHz versus 0.9 V and  $\sim 1\text{ mV}_{\text{RMS}}$  @ 20 Hz–20 kHz), it is documented that the capacitances vary significantly.



## 3 Characteristics and Specifications

Table 3-1 defines parameters as they are characterized in this section.

**Table 3-1. Parameter Definitions**

Parameter	Definition
Dynamic range	The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. A signal-to-noise ratio measurement over the specified bandwidth made with a -60 dB signal; 60 dB is added to resulting measurement to refer the measurement to full scale. This technique ensures that distortion components are below the noise level and do not affect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17-1991, and the Electronic Industries Association of Japan, EIAJ CP-307. Dynamic range is expressed in decibel units.
Idle channel noise	The rms value of the signal with no input applied (properly back-terminated analog input, digital zero, or zero modulation input). Measured over the specified bandwidth.
Interchannel isolation	A measure of cross talk between the left and right channel pairs. Interchannel isolation is measured for each channel at the converter's output with no signal to the input under test and a full-scale signal applied to the other channel. Interchannel isolation is expressed in decibel units.
Load resistance and capacitance	The recommended minimum resistance and maximum capacitance required for the internal op-amp's stability and signal integrity. The load capacitance effectively moves the band-limiting pole of the amp in the output stage. Increasing load capacitance beyond the recommended value can cause the internal op-amp to become unstable.
Offset error	The deviation of the midscale transition (111...111 to 000...000) from the ideal.
Output offset voltage	The DC offset voltage present at the amplifier's output when its input signal is in a mute state. The offset exists due to CMOS process limitations and is proportional to analog volume settings. When measuring the offset out the headphone amplifier, the headphone amplifier is ON.
Total harmonic distortion + noise (THD+N)	The ratio of the rms sum of distortion and noise spectral components across the specified bandwidth (typically 20 Hz–20 kHz) relative to the rms value of the signal. THD+N is measured at -1 and -20 dBFS for the analog input and at 0 and -20 dB for the analog output, as suggested in AES17-1991 Annex A. THD+N is expressed in decibel units.

**Table 3-2. Recommended Operating Conditions**

Test conditions: GNDA = GN DL = GNDCP = 0 V; voltages are with respect to ground.

Parameters		Symbol	Minimum <sup>1</sup>	Maximum <sup>1</sup>	Unit	
DC power supply	Charge pump	VCP	1.66	1.94	V	
	LDO regulator for digital <sup>2</sup>	VD_FILTER	1.10	1.30	V	
	Serial interface control port and S/PDIF transmitter	DIGLDO_PDN = 0 and VL_SEL = 0	VL	1.10	1.30	V
		VL_SEL = 1	VL	1.66	1.94	V
	Analog	VA	1.66	1.94	V	
Battery supply	VP	2.50 <sup>3</sup>	5.25	V		
External voltage applied to pin <sup>4,5</sup>	TIP_SENSE pin	V <sub>INHI</sub>	-VCP_FILTER - 0.3	VP + 0.3	V	
	±VCP_FILTER domain pins <sup>6</sup>	V <sub>VCPF</sub>	-VCP_FILTER - 0.3	+VCP_FILTER + 0.3	V	
	VL domain pins	V <sub>VL</sub>	-0.3	VL + 0.3	V	
	VA domain pins	V <sub>VA</sub>	-0.3	VA + 0.3	V	
	VP domain pins	V <sub>VP</sub>	-0.3	VP + 0.3	V	
Ambient temperature		T <sub>A</sub>	-40	+85	°C	

1. Device functional operation is guaranteed within these limits; operation outside them is not guaranteed or implied and may reduce device reliability.
2. If DIGLDO\_PDN is deasserted, no external voltage must be applied to VD\_FILTER.
3. Although device operation is guaranteed down to 2.5 V, device performance is guaranteed only down to 3.0 V. The following are affected when VP < 3.0 V: HSBIAS, charge pump LDO, TIP\_SENSE threshold, RING\_SENSE threshold.
4. The maximum over/undervoltage is limited by the input current.
5. Table 1-1 lists the power supply domain in which each CS42L42 pin resides.
6. ±VCP\_FILTER is specified in Table 3-16.

**Table 3-3. Absolute Maximum Ratings**

Test conditions: GNDA = GN DL = GNDCP = 0 V; voltages are with respect to ground.

Parameters		Symbol	Minimum	Maximum	Unit
DC power supply	Charge pump, LDO, serial/control, analog (see Section 4.15)	VL, VA, VCP	-0.3	2.33	V
	Digital core	VD_FILTER	-0.3	1.55	V
	Battery	VP	-0.3	6.3	V
Input current <sup>1</sup>		I <sub>in</sub>	—	±10	mA
Ambient operating temperature (power applied)		T <sub>A</sub>	-50	+115	°C
Storage temperature		T <sub>stg</sub>	-65	+150	°C

**Caution:** Stresses beyond "Absolute Maximum Ratings" levels may cause permanent damage to the device. These levels are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Table 3-2, "Recommended Operating Conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

1. Any pin except supply pins. Transient currents of up to ±100 mA on analog input pins do not cause SCR latch-up.

**Table 3-4. Output Fault Rating**

Test conditions: GNDA = GND, VP = 3.6 V; VA = 1.8 V; voltages are with respect to ground.

Source <sup>1</sup>	Fault Supply	Expected Years <sup>2</sup>
HPOUT(A,B)	VA	1.5
	GNDA	2
	+VCP_FILT	0.5
	-VCP_FILT	1.5
	VP	1.5
HS3/HS4 (HSx switch to ground)	HPOUT(A,B) <sup>3</sup>	3.2
HS3/HS4 (HSx switches to HSBIAS)	HPOUT(A,B) <sup>3</sup>	0.75
HS3_REF/HS4_REF (HSx connected to ground)	HPOUT(A,B)	3.2
HS3_REF/HS4_REF (HSx not connected to ground)	HPOUT(A,B)	0.75

- Each source is individually connected directly to the specified supply during a fault condition.
- The rating is based on foundry electromigration design rules when a perpetual fault exists on the HP outputs. When the specified time expires, analog performance is expected to degrade.
- HPOUTx = 1 Vrms. If shorted to HSx, the headphone may be current limited in this configuration.

**Table 3-5. Combined High-Performance ADC On-Chip Analog and Digital Filter Characteristics**

 Test conditions (unless specified otherwise): T<sub>A</sub> = +25°C; MCLK = 12 MHz; MCLK\_SRC\_SEL = 0; F<sub>SINT</sub> = 48 kHz; path is HSIN to internal routing engine. All gains are set to 0 dB; HPF disabled.

Parameter <sup>1,2</sup>		Min	Typical	Max	Unit	
Notch filter on (ADC_NOTCH_DIS = 0)	Passband (normalized to 0.417x10 <sup>-3</sup> F <sub>SINT</sub> )	-0.18-dB corner	—	0.390	—	F <sub>SINT</sub>
		-3.0-dB corner	—	0.410	—	F <sub>SINT</sub>
	Passband ripple (0.417x10 <sup>-3</sup> F <sub>SINT</sub> to 0.390 F <sub>SINT</sub> ; normalized to 0.417x10 <sup>-3</sup> F <sub>SINT</sub> )		-0.23	—	0.15	dB
	Stopband attenuation 1 (0.5 F <sub>SINT</sub> to 0.524 F <sub>SINT</sub> )		45	—	—	dB
	Stopband attenuation 2 (0.524 F <sub>SINT</sub> to 3 F <sub>SINT</sub> )		70	—	—	dB
Total group delay <sup>3</sup>		—	5.6/F <sub>SINT</sub>	—	s	
Notch filter off (ADC_NOTCH_DIS = 1)	Passband (normalized to 0.417x10 <sup>-3</sup> F <sub>SINT</sub> )	-0.05-dB corner	—	0.390	—	F <sub>SINT</sub>
		-3.0-dB corner	—	0.500	—	F <sub>SINT</sub>
	Passband ripple (0.417x10 <sup>-3</sup> F <sub>SINT</sub> to 0.417 F <sub>SINT</sub> ; normalized to 0.417x10 <sup>-3</sup> F <sub>SINT</sub> )		-0.29	—	0.15	dB
	Stopband attenuation (0.64 F <sub>SINT</sub> to 3 F <sub>SINT</sub> )		70	—	—	dB
	Total group delay <sup>3</sup>		—	5.6/F <sub>SINT</sub>	—	s

- Response scales with F<sub>SINT</sub> (internal sample rate, based on MCLK). Specifications are normalized to F<sub>SINT</sub> and are denormalized by multiplying by F<sub>SINT</sub>.
- Measurements with HPF disabled require either differential configuration or single-ended configuration with -30 dBFS input signal.
- Informational only; group delay cannot be measured for this block by itself. Total group delay includes delay through the entire ADC and decimator path total-group delay is measured at 1 kHz.

**Table 3-6. ADC High-Pass Filter (HPF) Characteristics**

Test conditions (unless specified otherwise): ADC\_HPF\_CF = 00; all gains are set to 0 dB; specifications represent the frequency response of the entire path with ADC\_NOTCH\_DIS = 1, SRC\_ADC\_BYPASS = 1, ADC\_WNF\_EN = 0, and ADC\_HPF\_EN = 1.

Parameter <sup>1</sup>		Minimum	Typical	Maximum	Unit	
Passband (normalized to 0.2083 F <sub>SINT</sub> )		-0.05-dB corner	—	0.666 x 10 <sup>-3</sup>	—	F <sub>SINT</sub>
		-3.0-dB corner	—	77.0 x 10 <sup>-6</sup>	—	F <sub>SINT</sub>
Phase deviation @ 0.453 x 10 <sup>-3</sup> F <sub>SINT</sub> [2]		—	12.37	—	Deg	
Filter settling time <sup>3</sup>	ADC_HPF_CF = 00 (38.8 x 10 <sup>-6</sup> x F <sub>SINT</sub> mode)	—	2900/F <sub>SINT</sub>	—	s	
	ADC_HPF_CF = 01 (2.5 x 10 <sup>-3</sup> x F <sub>SINT</sub> mode)	—	170/F <sub>SINT</sub>	—	s	
	ADC_HPF_CF = 10 (4.9 x 10 <sup>-3</sup> x F <sub>SINT</sub> mode)	—	90/F <sub>SINT</sub>	—	s	
	ADC_HPF_CF = 11 (9.7 x 10 <sup>-3</sup> x F <sub>SINT</sub> mode)	—	50/F <sub>SINT</sub>	—	s	

- Response scales with F<sub>SINT</sub> (based on internal MCLK). Specifications are normalized to F<sub>SINT</sub> and are denormalized by multiplying by F<sub>SINT</sub>.
- An additional -2° phase deviation may be present through the total path from HSIN to SDOOUT.
- Required time for the magnitude of the DC component present at the output of the HPF to reach 5% of the applied DC signal.

**Table 3-7. Combined DAC Digital, On-Chip Analog, and HPOUTx Filter Characteristics**

 Test conditions (unless specified otherwise): T<sub>A</sub> = +25°C; MCLK = 12 MHz; MCLK\_SRC\_SEL = 0, F<sub>SINT</sub> = 48 kHz; path is internal routing engine to HPOUTx, analog and digital gains are all set to 0 dB; HPF disabled.

Parameter <sup>1</sup>		Minimum	Typical	Maximum	Unit	
Passband		-0.05-dB corner	—	0.48	—	F <sub>SINT</sub>
		-3.0-dB corner	—	0.50	—	F <sub>SINT</sub>
Passband ripple (0.417x10 <sup>-3</sup> F <sub>SINT</sub> to 0.417 F <sub>SINT</sub> ; normalized to 0.417x10 <sup>-3</sup> F <sub>SINT</sub> )		-0.04	—	0.063	dB	
Stopband attenuation (0.545 F <sub>SINT</sub> to F <sub>SINT</sub> )		60	—	—	dB	
Total group delay <sup>2</sup>		—	5.35/F <sub>SINT</sub>	—	s	

- Response scales with F<sub>SINT</sub> (based on internal MCLK). Specifications are normalized to F<sub>SINT</sub> and denormalized by multiplying by F<sub>SINT</sub>.
- Informational only; group delay cannot be measured for this block by itself. An additional 5.5/F<sub>SINT</sub> group delay may be present through the serial ports and internal audio bus.

**Table 3-8. DAC High-Pass Filter (HPF) Characteristics**

 Test conditions (unless specified otherwise) Analog and digital gains are all set to 0 dB;  $T_A = +25^\circ\text{C}$ .

Parameter <sup>1</sup>		Minimum	Typical	Maximum	Unit
Passband	-0.05-dB corner	—	$0.180 \times 10^{-3}$	—	$F_{S_{INT}}$
	-3.0-dB corner	—	$19.5 \times 10^{-6}$	—	$F_{S_{INT}}$
Passband ripple ( $0.417 \times 10^{-3} F_{S_{INT}}$ to $0.417 F_{S_{INT}}$ ; normalized to $0.417 F_{S_{INT}}$ )		—	—	0.01	dB
Phase deviation @ $0.453 \times 10^{-3} F_{S_{INT}}$		—	2.45	—	°
Filter settling time <sup>2</sup>		—	$24.5 \times 10^3 / F_{S_{INT}}$	—	s

 1. Response scales with  $F_{S_{INT}}$  (internal sample rate, based on MCLK). Specifications are normalized to  $F_{S_{INT}}$  and are denormalized by multiplying by  $F_{S_{INT}}$ .

2. Required time for the magnitude of the DC component present at the output of the HPF to reach 5% of the applied DC signal.

**Table 3-9. HSINx to SDOUT with SRC-Enabled Datapath Characteristics**

 Test conditions (unless specified otherwise): LRCK =  $F_{S_{INT}} = F_{S_{EXT}} = 48 \text{ kHz}$ ; MCLK = 12 MHz; HPF disabled; passband/stopband levels normalized to 20 Hz; entire path characteristics including AFE + ADC + SRC + serial port.

Parameters <sup>1,2</sup>		Minimum	Typical	Maximum	Unit	
ADC notch filter enabled	Passband	-0.22-dB corner	—	0.390	—	$F_{S_{EXT}}$
		-3.0-dB corner	—	0.410	—	$F_{S_{EXT}}$
	Passband ripple ( $0.417 \times 10^{-3} F_{S_{EXT}}$ to $0.390 F_{S_{EXT}}$ ; normalized to 20 Hz)		-0.30	—	0.15	dB
	Stopband rejection from $0.477 F_{S_{EXT}}$ to $3 F_{S_{EXT}}$		70	—	—	dB
	Square wave overshoot		—	—	3.1	dB
	Group delay, bark-weighted average		—	—	$38.5 / F_{S_{EXT}}$	s
	Group delay		$F_{S_{EXT}} \leq 44.1 \text{ kHz}$	$17.4 / F_{S_{INT}} + (13.2 \pm 1.5) / F_{S_{EXT}}$	—	s
		$F_{S_{EXT}} \geq 48 \text{ kHz}$	$(12.4 \pm 0.5) / F_{S_{INT}} + (11.9 \pm 1) / F_{S_{EXT}}$	—	s	
SRC-disabled group delay <sup>3</sup>		—	$(13.9 \pm 1) / F_s$	—	s	
ADC notch filter disabled	Passband	-0.22-dB corner	—	0.444	—	$F_{S_{EXT}}$
		-3.0-dB corner	—	0.466	—	$F_{S_{EXT}}$
	Passband ripple ( $0.417 \times 10^{-3} F_{S_{EXT}}$ to $0.417 F_{S_{EXT}}$ ; normalized to 20 Hz)		-0.30	—	0.15	dB
	Stopband rejection from $0.480 F_{S_{EXT}}$ to $0.521 F_{S_{EXT}}$		55	—	—	dB
	Stopband rejection from $0.521 F_{S_{EXT}}$ to $0.640 F_{S_{EXT}}$		14	—	—	dB
	Stopband rejection from $0.640 F_{S_{EXT}}$ to $3 F_{S_{EXT}}$		70	—	—	dB
	Square wave overshoot		—	—	3.1	dB
	Group delay, bark-weighted average		—	—	$38.5 / F_{S_{EXT}}$	s
Group delay		$F_{S_{EXT}} \leq 44.1 \text{ kHz}$	$17.4 / F_{S_{INT}} + (13.2 \pm 1.5) / F_{S_{EXT}}$	—	s	
		$F_{S_{EXT}} \geq 48 \text{ kHz}$	$(12.4 \pm 0.5) / F_{S_{INT}} + (11.9 \pm 1) / F_{S_{EXT}}$	—	s	
SRC disabled group delay <sup>3</sup>		—	$(13.9 \pm 1) / F_s$	—	s	

 1.  $F_{S_{EXT}}$  is the external sample rate (LRCK/FSYNC frequency). Response scales with  $F_{S_{EXT}}$ .

2. Measurements with HPF disabled require either differential configuration or single-ended configuration with -30 dBFS input signal.

 3. This value varies by up to 1  $F_s$ . If SRC is disabled,  $F_s = F_{S_{OUT}} = F_{S_{IN}}$ .

**Table 3-10. SDIN to HPOUTx with SRC-Enabled Datapath Characteristics**

 Test conditions (unless specified otherwise): LRCK =  $F_{S_{INT}} = F_{S_{EXT}} = 48 \text{ kHz}$ ; MCLK = 12 MHz; HPF disabled; passband/stopband levels normalized to  $0.417 \times 10^{-3} F_{S_{EXT}}$ ; entire path characteristics including serial port + SRC + DAC + HPOUT.

Parameters <sup>1</sup>		Minimum	Typical	Maximum	Unit
Passband	-0.2-dB corner	—	0.463	—	$F_{S_{EXT}}$
	-3.0-dB corner	—	0.466	—	$F_{S_{EXT}}$
Passband ripple ( $0.417 \times 10^{-3} F_{S_{EXT}}$ to $0.417 F_{S_{EXT}}$ ; normalized to $0.417 \times 10^{-3} F_{S_{EXT}}$ )		-0.16	—	0.02	dB
Response at $0.5 F_{S_{EXT}}$		—	—	-54.9	dB
Stopband rejection from $0.480 F_{S_{EXT}}$ to $0.524 F_{S_{EXT}}$		55	—	—	dB
Stopband rejection from $0.524 F_{S_{EXT}}$ to $0.545 F_{S_{EXT}}$		39	—	—	dB
Stopband rejection from $0.545 F_{S_{EXT}}$ to $3 F_{S_{EXT}}$		60	—	—	dB
Square wave overshoot		—	—	3.1	dB
Group delay, bark-weighted average		—	—	$34 / F_{S_{EXT}}$	s
Group delay		$F_{S_{EXT}} \leq 48 \text{ kHz}$	$(15.8 \pm 1.5) / F_{S_{EXT}} + 10.3 / F_{S_{INT}}$	—	s
		$F_{S_{EXT}} \geq 88.2 \text{ kHz}$	$(20.1 \pm 1) / F_{S_{EXT}} + (11.6 \pm 0.5) / F_{S_{INT}}$	—	s
SRC disabled group delay <sup>2</sup>		—	$(15 \pm 1) / F_s$	—	s

 1.  $F_{S_{EXT}}$  is the external sample rate (LRCK/FSYNC frequency). Response scales with  $F_{S_{EXT}}$ .

 2. This value varies by up to 1  $F_s$ . If SRC is disabled,  $F_s = F_{S_{OUT}} = F_{S_{IN}}$ .

**Table 3-11. Wind-Noise Digital Filter Characteristics**

 Test conditions (unless specified otherwise): MCLK = 12 MHz; MCLK\_SRC\_SEL = 0; F<sub>SINT</sub> = 48 kHz; ADC HPF disabled.

Parameters <sup>1,2</sup>	Minimum	Typical	Maximum	Unit	
Passband –3.0-dB corner	ADC_WNF_CF = 000	—	160	—	Hz
	ADC_WNF_CF = 001	—	180	—	Hz
	ADC_WNF_CF = 010	—	200	—	Hz
	ADC_WNF_CF = 011	—	220	—	Hz
	ADC_WNF_CF = 100	—	240	—	Hz
	ADC_WNF_CF = 101	—	260	—	Hz
	ADC_WNF_CF = 110	—	280	—	Hz
	ADC_WNF_CF = 111	—	300	—	Hz
Passband –0.05-dB corner	ADC_WNF_CF = 000	—	280	—	Hz
	ADC_WNF_CF = 001	—	315	—	Hz
	ADC_WNF_CF = 010	—	350	—	Hz
	ADC_WNF_CF = 011	—	385	—	Hz
	ADC_WNF_CF = 100	—	420	—	Hz
	ADC_WNF_CF = 101	—	455	—	Hz
	ADC_WNF_CF = 110	—	490	—	Hz
	ADC_WNF_CF = 111	—	525	—	Hz
Passband ripple (–0.05-dB corner to 0.417 F <sub>SINT</sub> ; normalized to 0.417 F <sub>SINT</sub> )	—	—	0.15	dB	
Filter settling time	ADC_WNF_CF = 000	—	731/F <sub>SINT</sub>	—	s
	ADC_WNF_CF = 001	—	650/F <sub>SINT</sub>	—	s
	ADC_WNF_CF = 010	—	585/F <sub>SINT</sub>	—	s
	ADC_WNF_CF = 011	—	532/F <sub>SINT</sub>	—	s
	ADC_WNF_CF = 100	—	487/F <sub>SINT</sub>	—	s
	ADC_WNF_CF = 101	—	450/F <sub>SINT</sub>	—	s
	ADC_WNF_CF = 110	—	418/F <sub>SINT</sub>	—	s
	ADC_WNF_CF = 111	—	390/F <sub>SINT</sub>	—	s

1. Responses are clock dependent and scale with F<sub>SINT</sub>. The full-band response plot (Fig. 9-28) is normalized to F<sub>SINT</sub> and is denormalized by multiplying the x-axis scale by F<sub>s</sub>. Passband frequencies above the transition-band response plot (Fig. 9-29) are for a F<sub>SINT</sub> of 48 kHz. Frequencies for other F<sub>SINT</sub> values are determined by multiplying the x-axis scale shown in the transition band plot and passband frequencies above by a factor of F<sub>SINT</sub>/48 kHz.


2. Wind-noise HPF characteristics apply only if the given filter is enabled (ADC\_WNF\_EN = 1). Otherwise, the signal is unaffected by this block.

**Table 3-12. HSIN-to-Serial Data Out Characteristics**


Test conditions (unless specified otherwise): Fig. 2-1 and Fig. 2-2 show CS42L42 connections; input is a full-scale 1-kHz sine wave; GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; parameters and can vary with VA; typical performance data taken with VL = VA = 1.8 V, VP = 3.6 V; min/max performance data taken with VA = 1.66–1.94 V; VL = 1.8 V, VP = 3.6 V; TA = +25°C; measurement bandwidth is 20 Hz–20 kHz; ASP\_LRCK = Fs = 48 kHz; MCLK = 12 MHz; SRC bypassed in data path; mixer attenuation and digital volume = 0 dB. ADC\_HPF\_EN = 1. Specifications valid for pseudodifferential and fully differential inputs.

Parameter <sup>1</sup>		Minimum	Typical	Maximum	Unit	
Dynamic range <sup>2</sup> (defined in Table 3-1)	A-weighted	108	114	—	dB	
	Unweighted	105	111	—	dB	
THD+N <sup>3</sup> (defined in Table 3-1)	Differential, –1-dBFS input	—	–85	–79	dB	
	Single-ended, –1-dBFS input	—	–80	–74	dB	
Common-mode rejection <sup>4</sup>		—	72	—	dB	
DC voltage on HSIN with pin floating		—	1.35	—	V	
Accuracy	Offset error (defined in Table 3-1) <sup>5</sup>	127			LSB	
	Gain drift	—	±100	—	ppm/°C	
Input	HP amp-to-analog input isolation	R <sub>L</sub> = 3 kΩ	—	90	—	dB
		R <sub>L</sub> = 30 Ω	—	83	—	dB
	Full-scale signal input voltage <sup>6</sup>	1.5•VA	1.57•VA	1.64•VA	V <sub>pp</sub>	
	Input impedance <sup>7</sup>	45	50	—	kΩ	
Turn-on time <sup>8</sup> <span style="float: right;">ADC_SOFRAMP_EN = 0</span>		—	—	25	ms	

- Parameters in this table are described in detail in Table 3-1.
- (HSIN dynamic range test configuration (pseudodifferential). Input signal is –60 dB down from the corresponding full-scale voltage.



- ADC\_HPF\_EN must remain asserted for proper functionality. Failure to do so may cause clipping of the ADC digital output.
- HSIN CMRR test configuration



- SDOUT code with ADC\_HPF\_EN = 1 (see p. 155), ADC\_DIG\_BOOST = 0 (see p. 154).
- ADC full-scale input voltage is measured on between HSIN+ and HSIN-. This is for single-ended or pseudodifferential input signals.
- Measured between HSIN+ and HSIN-.
- Turn-on time is measured from the ADC\_PDN = 0 ACK signal to when data comes through the DAO port or SoundWire port. In most cases, enabling the SRC increases the turn-on time and may exceed the maximum value specified.




**Table 3-13. Serial Data In-to-HPOUTx Characteristics**

Test conditions (unless specified otherwise): Fig. 2-1 and Fig. 2-2 show CS42L42 connections; input test signal is a 24-bit full-scale 997-Hz sine wave with 1 LSB of triangular PDF dither applied; GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; parameters can vary with VA; typical performance data taken with VL = VA = 1.8 V, VP = 3.6 V; min/max performance data taken with VA = 1.66–1.94 V; VL = 1.8 V, VP = 3.6 V; VCP Mode; TA = +25°C; measurement bandwidth is 20 Hz–20 kHz; ASP\_LRCK = FSINT = 48-kHz mode; MCLK = 12 MHz, MCLK\_SRC\_SEL = 0; mixer attenuation and digital volume = 0 dB; FULL\_SCALE\_VOL = 0 (0dB); HP load: RL = 30 Ω, CL = 1 nF (HPOUT\_LOAD = 0) and RL = 3 kΩ, CL = 10 nF (HPOUT\_LOAD = 1) SRC bypassed.

Parameter 1				Minimum	Typical	Maximum	Unit	
RL = 3 kΩ VP_CP Mode	Dynamic range	18–24 bit	A-weighted	108	114	—	dB	
			unweighted	105	111	—	dB	
	THD+N <sup>2</sup> (defined in Table 3-1)	18–24 bit	0 dB	—	–90	–84	dB	
			–20 dB	—	–83	—	dB	
			–60 dB	—	–51	–48	dB	
			16 bit	0 dB	—	–88	–82	dB
		–20 dB	—	–73	—	dB		
		–60 dB	—	–33	–27	dB		
Idle channel noise (A-weighted)				—	2.0	—	μV	
Full-scale output voltage <sup>3</sup>				1.50•VA	1.58•VA	1.66•VA	V <sub>PP</sub>	
RL = 30 Ω VP_CP Mode	Dynamic range (defined in Table 3-1)	18–24 bit	A-weighted	108	114	—	dB	
			unweighted	105	111	—	dB	
	THD+N <sup>2</sup> (defined in Table 3-1)		Pout = 10 mW	—	–98	—	dB	
			Pout = 35 mW	—	–75	–69	dB	
Full-scale output voltage <sup>3</sup>				1.50•VA	1.58•VA	1.66•VA	V <sub>PP</sub>	
Output power <sup>2</sup>				—	35.0	—	mW	
RL = 15 Ω VCP Mode (FULL_SCALE_VOL = 1 [–6 dB])	Dynamic range (defined in Table 3-1)	18–24 bit	A-weighted	102	108	—	dB	
			unweighted	99	105	—	dB	
	THD+N <sup>2</sup> (defined in Table 3-1)		Pout = 17.3 mW	—	–75	–69	dB	
	Full-scale output voltage <sup>3</sup>				0.71•VA	0.79•VA	0.86•VA	V <sub>PP</sub>
Output power <sup>2</sup>				—	17.3	—	mW	
Other characteristics (Table 3-1 gives parameter definitions.)	Interchannel isolation <sup>3</sup> (3 kΩ)		217 Hz	—	90	—	dB	
			1 kHz	—	90	—	dB	
			20 kHz	—	80	—	dB	
	Interchannel isolation <sup>3</sup> (30 Ω)		217 Hz	—	90	—	dB	
			1 kHz	—	90	—	dB	
			20 kHz	—	70	—	dB	
	Output offset voltage: mute <sup>3,4</sup> (ANA_MUTE_x = 1, see p. 156)			HPOUTx	—	±0.5	±1.0	mV
	Output offset voltage <sup>3,4</sup>			HPOUTx	—	±0.5	±2.5	mV
	Load resistance (RL)			Normal operation <sup>3</sup>	15	—	—	Ω
	Load capacitance (CL) <sup>3,5</sup>			HPOUT_LOAD = 0	—	—	1	nF
HPOUT_LOAD = 1				—	—	10	nF	
Turn-on time <sup>6</sup>			SLOW_START_EN = 000	—	—	25	ms	

- One LSB of triangular PDF dither is added to data.
- Because VCP settings lower than VA reduce the HP amplifier headroom, the specified THD+N performance at full-scale output voltage and power may not be achieved.
- HP output test configuration. Symbolized component values are specified in the test conditions above.


- Assumes no external impedance on HSx/HSx\_REF. External impedance on HSx/HSx\_REF affects the offset and step deviation. See Section 4.4.1.
- Amplifier is guaranteed to be stable with either headphone load setting.
- Turn-on time is measured from when the HP\_PDN = 0 ACK signal is received to when the signal appears on the HP output. In most cases, enabling the SRC increases the turn-on time and may exceed the maximum specified value.

**Table 3-14. HSBIAS Characteristics**

Test conditions (unless specified otherwise): Fig. 2-1 and Fig. 2-2 show CS42L42 connections; GNDHS = GNDA = GNDL = GNDLCP = 0 V; voltages are with respect to ground; parameters can vary with VA and VP; typical performance data taken with VL = VA = 1.8 V, VP = 3.6 V; min/max performance data taken with VA = 1.66–1.94 V, VL = 1.8 V, VP = 3.0–5.25; I<sub>OUT</sub> = 500 μA; T<sub>A</sub> = +25°C; PDN\_ALL = 0, HSBIAS\_CTRL = 2.7-V Mode.

Parameters <sup>1</sup>				Minimum	Typical	Maximum	Unit
Output voltage <sup>2</sup>	PDN_ALL	DETECT_MODE	HSBIAS_CTRL				
	0/1	0x (inactive/short detect only)	10 (2.0-V Mode)	1.40	1.86	2.15	V
	0/1	01 (short detect only)	11 (2.7-V Mode)	1.75	2.30	2.70	V
	0	11 (Normal Mode)	10 (2.0-V Mode) <sup>[3]</sup>	1.80	2.00	2.10	V
	0	00/11 (inactive/Normal Mode)	11 (2.7-V Mode)	2.61	2.75	2.86	V
DC output current, I <sub>OUT2</sub> <sup>4</sup>	HSBIAS_CTRL = 10 (2.0-V Mode)			—	0.91	—	mA
	HSBIAS_CTRL = 11 (2.7-V Mode)			—	1.2	—	mA
Integrated output noise (measured at HSx)			f = 100 Hz–20 kHz	—	—	4	μVrms
Output resistance, R <sub>OUTX</sub>				2.19	2.21	2.23	kΩ
Output resistance temperature variation				–40°C to +85°C		±3	%
Current-sense trip point	HSBIAS_SENSE_TRIP = 000			—	12	—	μA
	HSBIAS_SENSE_TRIP = 001			—	23	—	μA
	HSBIAS_SENSE_TRIP = 010			—	41	—	μA
	HSBIAS_SENSE_TRIP = 011			—	52	—	μA
	HSBIAS_SENSE_TRIP = 100			—	64	—	μA
	HSBIAS_SENSE_TRIP = 101			—	75	—	μA
	HSBIAS_SENSE_TRIP = 110			—	93	—	μA
	HSBIAS_SENSE_TRIP = 111			—	104	—	μA
Capacitive load				—	—	100	μF

1. If HSBIAS\_CTRL = 01, the internal HSBIAS node is to be shorted to ground. Output is pulled down to ground via an internal resistance of R<sub>OUT</sub> to the HS3/HS4 pins, which is, in turn, connected internally or externally to ground (per Fig. 2-1).

2. The output voltage is the unloaded, open-circuit voltage present at the HSx pin selected as HSBIAS output.

3. No audio is allowed on HSIN/HSx if DETECT\_MODE = 11 and HSBIAS\_CTRL = 10.


4. Specifies use limits for the normal operation and HSIN short conditions.

**Table 3-15. Switching Specifications—HSBIAS**

Test conditions (unless specified otherwise): Fig. 2-1 shows CS42L42 connections; GNDA = GNDP = GNDCP = GNDD = 0 V; voltages are with respect to ground; parameters can vary with VA and VP; typical performance data taken with VL = VA = VCP = 1.8 V, VP = 3.6 V; min/max performance data taken with VA = 1.66–1.94 V; VL = VCP = 1.8 V; VP = 3.0–5.25; I<sub>OUT</sub> = 500 μA (not valid for fall time); T<sub>A</sub> = +25°C; PDN\_ALL = 0, DETECT\_MODE = Normal Mode.

Parameters <sup>1</sup>		Symbol	Minimum	Typical	Maximum	Unit	
HS bias rise time <sup>2, 3</sup>	HSBIAS_RAMP = 00	t <sub>mb-rise</sub>	—	0.002	—	ms	
	HSBIAS_RAMP = 01		—	10	—	ms	
	HSBIAS_RAMP = 10		—	25	—	ms	
	HSBIAS_RAMP = 11		—	50	—	ms	
HS bias fall time <sup>4</sup>	HSBIAS_RAMP = 00	t <sub>mb-fall</sub>	—	3	—	ms	
	HSBIAS_RAMP = 01		—	15	—	ms	
	HSBIAS_RAMP = 10		—	37	—	ms	
	HSBIAS_RAMP = 11		—	75	—	ms	
HS bias transition time <sup>5</sup>	Condition 1 <sup>6</sup>	1.8 V → Hi-Z	t <sub>mb-tran</sub>	—	92	—	μs
		2.0 V → Hi-Z		—	92	—	μs
		2.3 V → Hi-Z		—	93	—	μs
	Condition 2 <sup>7</sup>	2.7 V → 2.3 V	t <sub>mb-tran</sub>	—	23	—	μs
		1.8 V → 2.3 V		—	20	—	μs
		2.0 V → 2.3 V		—	18	—	μs
		2.0 V → 2.7 V		—	1	—	μs
	Condition 3 <sup>8</sup>	Hi-Z → 1.8 V	t <sub>mb-tran</sub>	—	96	—	μs
		Hi-Z → 2.3 V		—	96	—	μs
	Condition 4 <sup>8,9</sup>		t <sub>mb-tran</sub>	—	10	—	ms
Condition 5 <sup>10</sup>	Hi-Z → 2.7 V, HSBIAS_RAMP = 01	t <sub>mb-tran</sub>	—	183	—	μs	
	Hi-Z → 2.3 V, HSBIAS_RAMP = 10		—	198	—	μs	
	Hi-Z → 2.3 V, HSBIAS_RAMP = 11		—	220	—	μs	
HS bias droop	Condition 2 <sup>7</sup>	V <sub>mb-droop</sub>	—	—	500	mV	
HS bias startup-to-stable time <sup>11</sup>	HSBIAS_RAMP = 00	t <sub>mb-startup</sub>	—	0.01	—	ms	
	HSBIAS_RAMP = 01		—	14	—	ms	
	HSBIAS_RAMP = 10		—	36	—	ms	
	HSBIAS_RAMP = 11		—	65	—	ms	


1. HSBIAS startup timing example



2. HSBIAS rise time is measured from 10% to 90% of the final output voltage. Transitions are specified with an HSBIAS\_FILTER capacitance of 4.7 μF.


3. Under the specified configuration, the HSBIAS transitions with an exponential rise time.

4. HS bias fall time is the time associated with HSBIAS falling from 95% to 5% of the programmed typical output voltage. If transitioning to Hi-Z, the output does not enter Hi-Z state until the internal digital counter completes, as determined by the HSBIAS\_RAMP setting.




5. HS bias transitions between the GND mode and ON modes occur with no transition state.


6. Condition 1 transition timing.




7. Condition 2 transition timing.




8. Due to isolation between HSBIAS internal node and HSx pins, the following is informational only and cannot be measured externally. Condition 3 applies when transitioning from Hi-Z or 0-V Mode to 1.86- or 2.30-V Mode. Condition 4 applies when transitioning from Hi-Z or 0-V Mode to 2.0- or 2.75-V Mode with HSBIAS\_RAMP = 00.



9. Condition 4 also applies when transitioning from 1.86- or 2.3-V Mode to 2.0- or 2.75-V Mode.



10. Condition 5 applies when transitioning from Hi-Z or 0-V Mode to 2.75-V Mode with HSBIAS\_RAMP = 01/10/11.




11. Mic bias startup to stable time period begins when the mic bias voltage starts to be applied. The period ends when the output voltage is stable (output voltage is at 95% of its programmed typical value).

**Table 3-16. DC Characteristics**

Test conditions (unless specified otherwise): Fig. 2-1 and Fig. 2-2 show CS42L42 connections; GND<sub>A</sub> = GND<sub>L</sub> = GND<sub>CP</sub> = 0 V; voltages are with respect to ground; VL = VCP = VA = 1.8 V, VP = 3.6 V; TA = +25°C.

Parameters		Minimum	Typical	Maximum	Unit	
VCP_FILTER (No load connected to HPOUTx.)	VP_CP Mode (ADPTPWR = 001)	+VCP_FILTER	—	2.6	—	V
		-VCP_FILTER	—	-2.6	—	V
	VCP Mode (ADPTPWR = 010)	+VCP_FILTER	—	VCP	—	V
		-VCP_FILTER	—	-VCP	—	V
VCP/2 Mode (ADPTPWR = 011)	+VCP_FILTER	—	VCP/2	—	V	
	-VCP_FILTER	—	-VCP/2	—	V	
VCP/3 Mode (ADPTPWR = 100)	+VCP_FILTER	—	VCP/3	—	V	
	-VCP_FILTER	—	-VCP/3	—	V	
HS3/HS4 ground switch resistance (Typical values have ±25% tolerance.)		—	0.5	—	Ω	
HS_CLAMPx depletion FET ground switch resistance		—	1	—	Ω	
Closed-loop external switch configuration	External switch allowable ON-resistance (RON) <sup>1</sup>	—	—	1	Ω	
	External switch ON-resistance flatness over common-mode voltage appearing at switch <sup>1</sup>	SW1, SW2 RON flatness	—	—	0.075	Ω
		SW3, SW4 RON flatness	—	—	0.02	Ω
External switch + PCB stray capacitance (CON + COFF + PCBSTRAY - C) <sup>1</sup>		—	100	—	pF	
Other DC filter	FILT+ voltage	—	VA	—	V	
	HP output current limiter on threshold. See Section 4.6.4. <sup>2</sup>	80	115	160	mA	
	VD_FILTER and VL power-on reset threshold (VPOR)	Up Down	0.777 0.628	—	V V	
HPOUT pull-down resistance <sup>3,4</sup>	HPOUT_PULLDOWN = 0000–0111, 1100		—	0.9	—	kΩ
	HPOUT_PULLDOWN = 1001		—	9.3	—	kΩ
	HPOUT_PULLDOWN = 1010		—	5.8	—	kΩ
Headset-Detect Comparator 1 level (Step size = 0.05 V)	HSDET_COMP1_LVL = 0000		—	0.65	—	V
	HSDET_COMP1_LVL = 0111		—	1.0	—	V
	HSDET_COMP1_LVL = 1111		—	1.4	—	V
Headset-Detect Comparator 2 level (Step size = 0.05 V)	HSDET_COMP2_LVL = 0000		—	1.65	—	V
	HSDET_COMP2_LVL = 0111		—	2.0	—	V
	HSDET_COMP2_LVL = 1111		—	2.4	—	V

1. External switches. See Section 4.4.2 for additional details.



2. The HP output current limiter threshold spec is valid only while the Class H rails are in VCP Mode.

3. Typical values have ±20% tolerance.

4. Clamp is disabled (HPOUT\_CLAMP = 1) and channel is powered down (HPOUT\_PDN = 1).

**Table 3-17. Power-Supply Rejection Ratio (PSRR) Characteristics**

Test conditions (unless specified otherwise): Fig. 2-1 and Fig. 2-2 show CS42L42 connections; input test signal held low (all zero data); GND<sub>A</sub> = GND<sub>L</sub> = GND<sub>CP</sub> = 0 V; voltages are with respect to ground; VL = VA = 1.8 V, VP = 3.6 V; TA = +25°C.

Parameters <sup>1</sup>		Minimum	Typical	Maximum	Unit
HSIN PSRR with 100-mVpp signal AC-coupled to VP supply	217 Hz	—	88	—	dB
	1 kHz	—	83	—	dB
	20 kHz	—	73	—	dB
HSIN PSRR with 100-mVpp signal AC-coupled to VA supply	217 Hz	—	70	—	dB
	1 kHz	—	70	—	dB
	20 kHz	—	55	—	dB
HPOUTx (-6-dB analog gain) PSRR with 100-mVpp signal AC coupled to VA supply <sup>2</sup>	217 Hz	—	75	—	dB
	1 kHz	—	75	—	dB
	20 kHz	—	70	—	dB
HPOUTx (-6-dB analog gain) PSRR with 100-mVpp signal AC-coupled to VCP supply <sup>2</sup>	217 Hz	—	85	—	dB
	1 kHz	—	85	—	dB
	20 kHz	—	65	—	dB
HPOUTx (0-dB analog gain) PSRR with 100-mVpp signal AC coupled to VP supply	217 Hz	—	80	—	dB
	1 kHz	—	80	—	dB
	20 kHz	—	60	—	dB




**Table 3-17. Power-Supply Rejection Ratio (PSRR) Characteristics (Cont.)**

Test conditions (unless specified otherwise): Fig. 2-1 and Fig. 2-2 show CS42L42 connections; input test signal held low (all zero data); GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; VL = VA = 1.8 V, VP = 3.6 V; TA = +25°C.

Parameters 1		Minimum	Typical	Maximum	Unit
HSBIAS (HSBIAS = 2.7-V mode, I <sub>OUT</sub> = 500 μA) PSRR with 100-mVpp signal AC coupled to VA supply 3,4	217 Hz	—	105	—	dB
	1 kHz	—	100	—	dB
	20 kHz	—	83	—	dB
HSBIAS (HSBIAS = 2.7-V mode, I <sub>OUT</sub> = 500 μA) PSRR with 1-Vpp signal AC coupled to VP supply 4	217 Hz	—	108	—	dB
	1 kHz	—	95	—	dB
	20 kHz	—	70	—	dB
HSBIAS (Normal Mode, HSBIAS = 2.0-V mode, I <sub>OUT</sub> = 500 μA) PSRR with 100-mVpp signal AC coupled to VA supply 3,4	217 Hz	—	75	—	dB
	1 kHz	—	70	—	dB
	20 kHz	—	55	—	dB
HSBIAS (Normal Mode, HSBIAS = 2.0-V mode, I <sub>OUT</sub> = 500 μA) PSRR with 100-mVpp signal AC coupled to VP supply 4	217 Hz	—	75	—	dB
	1 kHz	—	70	—	dB
	20 kHz	—	55	—	dB

1. PSRR test configuration: Typical PSRR can vary by approximately 6 dB below the indicated values.




2. No load connected to any analog outputs.
3. The accurate reference, which sets the HSBIAS output voltage, is powered from VA.
4. If HS\_CLAMP1/2 are connected to HS3/4, PSRR is reduced by 6 dB.

**Table 3-18. Power Consumption**

Test conditions (unless specified otherwise): Fig. 2-1 shows CS42L42 connections; G<sub>ND</sub>A = G<sub>ND</sub>L = G<sub>ND</sub>CP = 0 V; voltages are with respect to ground; performance data taken with V<sub>A</sub> = V<sub>CP</sub> = V<sub>L</sub> = 1.8 V; DIGLDO\_PDN is deasserted; V<sub>P</sub> = 3.6 V; T<sub>A</sub> = +25°C; ASP\_LRCK = 48-kHz Mode; F<sub>SI</sub>NT = 48 kHz; SCLK = 12 MHz, MCLK\_SRC\_SEL = 0; mixer attenuation = 0 dB; FULL\_SCALE\_VOL = 1 (-6 dB) for HPOUT<sub>x</sub>, TIP\_SENSE\_CTRL = 11, all other fields are set to defaults; no signal on any input; control port inactive; input clock/data are held low when not required; test load is R<sub>L</sub> = 30 Ω and C<sub>L</sub> = 1 nF for HPOUT<sub>x</sub>; measured values include currents consumed by the codec and do not include current delivered to external loads unless specified otherwise (e.g., HPOUT<sub>x</sub>); see Fig. 3-1.

Use Cases			Class H Mode	Typical Current (μA)				Total Power (μW)
				i <sub>VA</sub>	i <sub>VCP</sub>	i <sub>VL</sub>	i <sub>VP</sub>	
1	A	Off 1	—	0	0	0	3.1	11.16
2	A	Standby 2,3 S0 Detect and tip sense active, Depletion FETs on	—	0	0	0	20	72.0
	B		—	0	0	0	28	100.8
3	A	Standby (RCO Mode) 4,5 S0 Detect and tip sense active, Depletion FETs on	—	0	0	343	31	729
	B		—	0	0	343	37	751
4	A	Record	—	1483	0	663	58	4072
5	A	Playback Stereo HPOUT (no signal, HPOUT_LOAD = 0)	VCP/3	1413	1204	858	58	6464
	B		VCP/3	1441	2336	965	58	8744
6	A	S/PDIF Tx (SCLK = 12.288 MHz, 48-kHz data rate, 24-bit, no S/PDIF transmitter load) 6	—	0	0	418	26	846
7	A	Voice call Headset (HSIN, HSBIAS_CTRL = 10)	—	3032	1200	1569	270	11414
	B		—	3032	1200	1815	270	11857

- Off configuration: Clock/data lines held low;  $\overline{\text{RESET}} = \text{LOW}$ ; V<sub>A</sub> = V<sub>L</sub> = V<sub>CP</sub> = 0 V; V<sub>P</sub> = 3.6 V.
- Standby configuration: Clock/data lines held low; V<sub>A</sub> = V<sub>L</sub> = V<sub>CP</sub> = 0 V; V<sub>P</sub> = 3.6 V; M\_MIC\_WAKE = 0, M\_HP\_WAKE = 0 (unmasked).
- SCLK\_PRESENT = 1.
- SCLK\_PRESENT = 0 (RCO clocking).
- Standby configuration (RCO clocking): Clock/data lines held low; V<sub>A</sub> = 0 V; V<sub>L</sub> = 1.8 V, V<sub>CP</sub> = 0 V, V<sub>P</sub> = 3.6 V; M\_MIC\_WAKE = 0, M\_HP\_WAKE = 0 (unmasked).
- SCLK = 12.288 MHz, PLL off, SPDIF\_CLK\_DIV = 001 (divide factor = 2); data lines held low.



**Note:** The current draw on the V<sub>A</sub>, V<sub>CP</sub>, and V<sub>L</sub> power supply pins is derived from the measured voltage drop across a 10-Ω series resistor between the associated supply source and each voltage supply pin. Given the larger currents that are possible on the V<sub>P</sub> supply, an ammeter is used for the measurement.

**Figure 3-1. Power Consumption Test Configuration**

**Table 3-19. Register Field Settings**

	Use Cases	Register Fields and Settings											Class H Mode p. 42			
		PDN_ALL	ASP_DAO_PDN	ASP_DAI_PDN	ASP_DAI1_PDN	ADC_PDN	MIXER_PDN	EQ_PDN	HP_PDN	SPDIF_TX_PDN	PLL_START	RING_SENSE_PDNB		DETECT_MODE <sup>1</sup>	TIP_SENSE_CTRL <sup>1</sup>	HSBIAS_CTRL <sup>1</sup>
1	A	—	—	—	—	—	—	—	—	—	—	00	00	01	—	—
2	A	1	—	—	—	—	—	—	1	0	—	01	01	10	0	—
	B	1	—	—	—	—	—	—	1	0	—	01	01	10	1	—
3	A	1	—	—	—	—	—	—	1	0	—	01	01	10	0	—
	B	1	—	—	—	—	—	—	1	0	—	01	01	10	1	—
4	A	0	0	1	1	0	1	1	1	1	0	0	00	00	00	0
5	A	0	1	0	1	1	0	1	0	1	0	0	01	00	10	1
	B	0	1	0	1	1	0	1	0	1	0	0	01	00	10	1
6	A	0	1	0	1	1	1	1	1	0	0	0	00	00	00	1
7	A	Individual power downs. See definitions in Table 3-18.											—			

1. LATCH\_TO\_VP must be set for the following settings to take effect: TIP\_SENSE\_CTRL, DETECT\_MODE, HS\_CLAMP\_DISABLE, HSBIAS\_CTRL.

**Table 3-20. S0 Button Detect Characteristics**

Test conditions (unless specified otherwise): Fig. 2-1 shows CS42L42 connections; GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; parameters can vary with VA and VP; typical performance data taken with VL = VA = 1.8 V, VP = 3.6 V; min/max performance data taken with VA = 1.66–1.94 V, VL = 1.8 V, VP = 3.0–5.25 V; TA = +25°C.

Parameters		Minimum	Typical	Maximum	Unit
HS DC-detection parameters	Short-detect threshold (S0 button)	100	150	200	mV
	Total group delay	—	5	—	ms
	HS DC detect threshold <sup>1</sup>	—	(M+1) x 1.5625	—	%
	DC level detect power-up time <sup>2</sup>	—	11	—	ms

1. The variable M refers to the decimal representation of the HS\_DETECT\_LEVEL setting (see p. 152).

2. Time for the DC level detector circuits to completely power up after PDN\_MIC\_LVL\_DETECT transitions from 1 to 0 (see p. 151).

**Table 3-21. Switching Specifications—SoundWire Port**

Test conditions (unless specified otherwise): GND = 0 V; SWIRE\_SEL pin = VL; voltages are with respect to ground; VD\_FILT = 1.2 V; VA = 1.8 V; VP = 3.6 V; TA = +25°C; logic 0 = ground, logic 1 = VL; input timings are measured at VIL and VIH thresholds; output timings are measured at VOL and VOH thresholds for VL logic (as shown in Table 3-25).

Parameter		Symbol	Minimum	Maximum	Unit	
VL = 1.2	SWIRE_CLK frequency	F <sub>SWCLK</sub>	—	12.3	MHz	
	Small data bus (10- to 60-pF capacitance)		—	11.0	MHz	
	Input clock slew time	Small data bus	—	2.0	5.0	ns
		Large data bus	—	2.0	6.0	ns
	Data output slew time <sup>1</sup>	T <sub>SLEW</sub>	2.0	—	ns	
	Data driver disable time <sup>2</sup>	T <sub>DZ</sub>	—	5.0	ns	
	Delay from clock to active state	T <sub>ZD</sub>	8.1	—	ns	
	Time for data output valid	Small data bus (10- to 60-pF capacitance)	T <sub>OV_DATA</sub>	—	27.9	ns
		Large data bus (10- to 100-pF capacitance)		—	29.0	ns
	Data output hold time	T <sub>OH_DATA</sub>	6.7	—	ns	
	Data input minimum setup time <sup>2</sup>	T <sub>ISETUP_MIN_DATA</sub>	—	0.0	ns	
	Data input minimum hold time	T <sub>IHOLD_MIN_DATA</sub>	—	4.0	ns	
	Clock input duty cycle	—	45	55	%	
	VL logic (SWIRE_CLK and SWIRE_SD pins)	High-level output voltage	V <sub>OH</sub>	0.8*VL	—	V
		Low-level output voltage	V <sub>OL</sub>	—	0.2*VL	V
		High-level input voltage	V <sub>IH</sub>	0.65*VL	—	V
Low-level input voltage		V <sub>IL</sub>	—	0.35*VL	V	
Input voltage threshold (rising edge)		V <sub>TP</sub>	0.5*VL	0.65*VL	V	
Input voltage threshold (falling edge)		V <sub>TN</sub>	0.35*VL	0.5*VL	V	
Hysteresis voltage	V <sub>HYST</sub>	0.1*VL	—	V		