



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China


## Low-Power, Stereo Codec with Headphone Amp

### DIGITAL-TO-ANALOG FEATURES

- ◆ 98-dB dynamic range (A-weighted)
- ◆ -86-dB THD+N
- ◆ Headphone amplifier - GND centered
  - On-chip charge pump provides –VA<sub>HP</sub>
  - No DC-blocking capacitor required
  - 46-mW power into stereo 16 Ω @ 1.8 V
  - 88-mW power into stereo 16 Ω @ 2.5 V
  - -75 dB THD+N
- ◆ Digital signal processing engine
  - Bass & treble tone control, de-emphasis
  - PCM + ADC mix with independent volume control
  - Master digital volume control
  - Soft ramp & zero-cross transitions
- ◆ Beep generator
  - Tone selections across two octaves
  - Separate volume control
  - Programmable on & off time intervals
  - Continuous, periodic or one-shot beep selections
- ◆ Programmable peak-detect and limiter
- ◆ Pop and click suppression

### ANALOG-TO-DIGITAL FEATURES

- ◆ 98-dB dynamic range (A-weighted)
- ◆ -88-dB THD+N
- ◆ Analog gain controls
  - +32-dB or +16-dB mic preamplifiers
  - Analog programmable gain amplifier (PGA)
- ◆ +20-dB digital boost
- ◆ Programmable automatic level control (ALC)
  - Noise gate for noise suppression
  - Programmable threshold and attack/release rates
- ◆ Independent channel control
- ◆ Digital volume control
- ◆ High-pass filter disable for DC measurements
- ◆ Stereo 3:1 analog input MUX
- ◆ Dual mic inputs
  - Programmable, low noise mic bias levels
  - Differential mic mix for common mode noise rejection
- ◆ Very low 64 Fs oversampling clock reduces power consumption



## SYSTEM FEATURES

- ◆ 24-bit converters
- ◆ 4–96-kHz sample rate
- ◆ Multibit delta-sigma architecture
- ◆ Low power operation
  - Stereo playback: 12.93 mW @ 1.8 V
  - Stereo record and playback: 20.18 mW @ 1.8 V
- ◆ Variable power supplies
  - 1.8–2.5 V digital & analog
  - 1.8–3.3 V interface logic
- ◆ Power down management
  - ADC, DAC, codec, mic preamplifier, PGA
- ◆ Software Mode (I<sup>2</sup>C™ and SPI™ control)
- ◆ Hardware mode (stand-alone control)
- ◆ Digital routing/mixes:
  - Analog out = ADC + Digital In
  - Digital out = ADC + Digital In
  - Internal digital loopback
  - Mono mixes
- ◆ Flexible clocking options
  - Master or slave operation
  - High-impedance digital output option (for easy MUXing between the codec and other data sources)
  - Quarter-speed mode (i.e., Allows 8 kHz Fs while maintaining a flat noise floor up to 16 kHz)

## APPLICATIONS

- ◆ HDD and flash-based portable audio players
- ◆ MD players/recorders
- ◆ PDAs
- ◆ Personal media players
- ◆ Portable game consoles
- ◆ Digital voice recorders
- ◆ Digital camcorders
- ◆ Digital cameras
- ◆ Smart phones

## GENERAL DESCRIPTION

The CS42L51 is a highly integrated, 24-bit, 96-kHz, low power stereo codec. Based on multi-bit, delta-sigma modulation, it allows infinite sample rate adjustment between 4 kHz and 96 kHz. Both the ADC and DAC offer many features suitable for low power, portable system applications.

The ADC input path allows independent channel control of a number of features. An input multiplexer selects between line-level or microphone level inputs for each channel. The microphone input path includes a selectable programmable-gain pre-amplifier stage and a low noise MIC bias voltage supply. A PGA is available for line or microphone inputs and provides analog gain with soft ramp and zero-cross transitions. The ADC also features a digital volume attenuator with soft ramp transitions. A programmable ALC and Noise Gate monitor the input signals and adjust the volume levels appropriately.

The DAC output path includes a digital signal processing engine. Tone Control provides bass and treble adjustment of four selectable corner frequencies. The Mixer allows independent volume control for both the ADC mix and the PCM mix, as well as a master digital volume control for the analog output. All volume level changes may be configured to occur on soft ramp and zero-cross transitions. The DAC also includes de-emphasis, limiting functions and a beep generator delivering tones selectable across a range of two full octaves.

The stereo headphone amplifier is powered from a separate positive supply and the integrated charge pump provides a negative supply. This allows a ground-centered analog output with a wide signal swing and eliminates external DC-blocking capacitors.

In addition to its many features, the CS42L51 operates from a low-voltage analog and digital core, making this codec ideal for portable systems that require extremely low power consumption in a minimal amount of space.

The CS42L51 is available in a 32-pin QFN package in both Commercial (-10 to +70° C) and Automotive grades (-40 to +85° C). The CDB42L51 Customer Demonstration board is also available for device evaluation and implementation suggestions. Please see “Ordering Information” on page 83 for complete details.

---

## TABLE OF CONTENTS

<b>1. PIN DESCRIPTIONS - SOFTWARE (HARDWARE) MODE .....</b>	<b>6</b>
1.1 Digital I/O Pin Characteristics .....	8
<b>2. TYPICAL CONNECTION DIAGRAMS .....</b>	<b>9</b>
<b>3. CHARACTERISTIC AND SPECIFICATION TABLES .....</b>	<b>11</b>
SPECIFIED OPERATING CONDITIONS .....	11
ABSOLUTE MAXIMUM RATINGS .....	11
ANALOG INPUT CHARACTERISTICS (COMMERCIAL - CNZ) .....	12
ANALOG INPUT CHARACTERISTICS (AUTOMOTIVE - DNZ) .....	13
ADC DIGITAL FILTER CHARACTERISTICS .....	14
ANALOG OUTPUT CHARACTERISTICS (COMMERCIAL - CNZ) .....	15
ANALOG OUTPUT CHARACTERISTICS (AUTOMOTIVE - DNZ) .....	16
LINE OUTPUT VOLTAGE CHARACTERISTICS .....	17
HEADPHONE OUTPUT POWER CHARACTERISTICS .....	18
COMBINED DAC INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE .....	19
SWITCHING SPECIFICATIONS - SERIAL PORT .....	19
SWITCHING SPECIFICATIONS - I <sup>2</sup> C CONTROL PORT .....	21
SWITCHING CHARACTERISTICS - SPI CONTROL PORT .....	22
DC ELECTRICAL CHARACTERISTICS .....	23
DIGITAL INTERFACE SPECIFICATIONS & CHARACTERISTICS .....	23
POWER CONSUMPTION .....	24
<b>4. APPLICATIONS .....</b>	<b>25</b>
4.1 Overview .....	25
4.1.1 Architecture .....	25
4.1.2 Line & MIC Inputs .....	25
4.1.3 Line & Headphone Outputs .....	25
4.1.4 Signal Processing Engine .....	25
4.1.5 Beep Generator .....	25
4.1.6 Device Control (Hardware or Software Mode) .....	25
4.1.7 Power Management .....	25
4.2 Hardware Mode .....	26
4.3 Analog Inputs .....	27
4.3.1 Digital Code, Offset & DC Measurement .....	27
4.3.2 High-Pass Filter and DC Offset Calibration .....	28
4.3.3 Digital Routing .....	28
4.3.4 Differential Inputs .....	28
4.3.5 Analog Input Multiplexer .....	30
4.3.6 MIC & PGA Gain .....	30
4.3.7 Automatic Level Control (ALC) .....	31
4.3.8 Noise Gate .....	32
4.4 Analog Outputs .....	33
4.4.1 De-Emphasis Filter .....	33
4.4.2 Volume Controls .....	34
4.4.3 Mono Channel Mixer .....	34
4.4.4 Beep Generator .....	34
4.4.5 Tone Control .....	35
4.4.6 Limiter .....	35
4.4.7 Line-Level Outputs and Filtering .....	36
4.4.8 On-Chip Charge Pump .....	37
4.5 Serial Port Clocking .....	37
4.5.1 Slave .....	38
4.5.2 Master .....	38
4.5.3 High-Impedance Digital Output .....	39

---

4.5.4 Quarter- and Half-Speed Mode .....	39
4.6 Digital Interface Formats .....	39
4.7 Initialization .....	40
4.8 Recommended Power-Up Sequence .....	40
4.9 Recommended Power-Down Sequence .....	41
4.10 Software Mode .....	42
4.10.1 SPI Control .....	43
4.10.2 I <sup>2</sup> C Control .....	43
4.10.3 Memory Address Pointer (MAP) .....	44
<b>5. REGISTER QUICK REFERENCE</b> .....	<b>45</b>
<b>6. REGISTER DESCRIPTION</b> .....	<b>48</b>
6.1 Chip I.D. and Revision Register (Address 01h) (Read Only) .....	48
6.2 Power Control 1 (Address 02h) .....	48
6.3 MIC Power Control & Speed Control (Address 03h) .....	49
6.4 Interface Control (Address 04h) .....	51
6.5 MIC Control (Address 05h) .....	52
6.6 ADC Control (Address 06h) .....	53
6.7 ADCx Input Select, Invert & Mute (Address 07h) .....	55
6.8 DAC Output Control (Address 08h) .....	56
6.9 DAC Control (Address 09h) .....	57
6.10 ALCX & PGAX Control: ALCA, PGAA (Address 0Ah) & ALCB, PGAB (Address 0Bh) .....	58
6.11 ADCx Attenuator: ADCA (Address 0Ch) & ADCB (Address 0Dh) .....	59
6.12 ADCx Mixer Volume Control: ADCA (Address 0Eh) & ADCB (Address 0Fh) .....	60
6.13 PCMx Mixer Volume Control: PCMA (Address 10h) & PCMB (Address 11h) .....	61
6.14 Beep Frequency & Timing Configuration (Address 12h) .....	61
6.15 Beep Off Time & Volume (Address 13h) .....	62
6.16 Beep Configuration & Tone Configuration (Address 14h) .....	63
6.17 Tone Control (Address 15h) .....	64
6.18 AOUTx Volume Control: AOUTA (Address 16h) & AOUTB (Address 17h) .....	65
6.19 PCM Channel Mixer (Address 18h) .....	65
6.20 Limiter Threshold S2C Disable (Address 19h) .....	66
6.21 Limiter Release Rate Register (Address 1Ah) .....	67
6.22 Limiter Attack Rate Register (Address 1Bh) .....	68
6.23 ALC Enable & Attack Rate (Address 1Ch) .....	68
6.24 ALC Release Rate (Address 1Dh) .....	69
6.25 ALC Threshold (Address 1Eh) .....	69
6.26 Noise Gate Configuration & Misc. (Address 1Fh) .....	70
6.27 Status (Address 20h) (Read Only) .....	71
6.28 Charge Pump Frequency (Address 21h) .....	72
<b>7. ANALOG PERFORMANCE PLOTS</b> .....	<b>73</b>
7.1 Headphone THD+N versus Output Power Plots .....	73
7.2 Headphone Amplifier Efficiency .....	75
7.3 ADC_FILT+ Capacitor Effects on THD+N .....	76
<b>8. EXAMPLE SYSTEM CLOCK FREQUENCIES</b> .....	<b>77</b>
8.1 Auto Detect Enabled .....	77
8.2 Auto Detect Disabled .....	78
<b>9. PCB LAYOUT CONSIDERATIONS</b> .....	<b>79</b>
9.1 Power Supply, Grounding .....	79
9.2 QFN Thermal Pad .....	79
<b>10. ADC &amp; DAC DIGITAL FILTERS</b> .....	<b>80</b>
<b>11. PARAMETER DEFINITIONS</b> .....	<b>81</b>
<b>12. PACKAGE DIMENSIONS</b> .....	<b>82</b>

---

---

THERMAL CHARACTERISTICS .....	82
<b>13. REFERENCES .....</b>	<b>82</b>
<b>14. ORDERING INFORMATION .....</b>	<b>83</b>
<b>15. REVISION HISTORY .....</b>	<b>83</b>


## LIST OF FIGURES

Figure 1.Typical Connection Diagram (Software Mode) .....	9
Figure 2.Typical Connection Diagram (Hardware Mode) .....	10
Figure 3.Headphone Output Test Load .....	18
Figure 4.Serial Audio Interface Slave Mode Timing .....	20
Figure 5.Serial Audio Interface Master Mode Timing .....	20
Figure 6.Control Port Timing - I <sup>2</sup> C .....	21
Figure 7.Control Port Timing - SPI Format .....	22
Figure 8.Analog Input Architecture .....	27
Figure 9.MIC Input Mix with Common Mode Rejection .....	29
Figure 10.Differential Input .....	29
Figure 11.ALC .....	31
Figure 12.Noise Gate Attenuation .....	32
Figure 13.Output Architecture .....	33
Figure 14.De-Emphasis Curve .....	34
Figure 15.Beep Configuration Options .....	35
Figure 16.Peak Detect & Limiter .....	36
Figure 17.Master Mode Timing .....	38
Figure 18.Tri-State Serial Port .....	39
Figure 19.I <sup>2</sup> S Format .....	39
Figure 20.Left-Justified Format .....	40
Figure 21.Right-Justified Format (DAC only) .....	40
Figure 22.Initialization Flowchart .....	42
Figure 23.Control Port Timing in SPI Mode .....	43
Figure 24.Control Port Timing, I <sup>2</sup> C Write .....	43
Figure 25.Control Port Timing, I <sup>2</sup> C Read .....	44
Figure 26.AIN & PGA Selection .....	55
Figure 27.THD+N vs. Output Power per Channel at 1.8 V (16 Ω load) .....	73
Figure 28.THD+N vs. Output Power per Channel at 2.5 V (16 Ω load) .....	73
Figure 29.THD+N vs. Output Power per Channel at 1.8 V (32 Ω load) .....	74
Figure 30.THD+N vs. Output Power per Channel at 2.5 V (32 Ω load) .....	74
Figure 31.Power Dissipation vs. Output Power into Stereo 16 Ω .....	75
Figure 32.Power Dissipation vs. Output Power into Stereo 16 Ω (Log Detail) .....	75
Figure 33.ADC THD+N vs. Frequency with Capacitor Effects .....	76
Figure 34.ADC Passband Ripple .....	80
Figure 35.ADC Stopband Rejection .....	80
Figure 36.ADC Transition Band .....	80
Figure 37.ADC Transition Band Detail .....	80
Figure 38.DAC Passband Ripple .....	80
Figure 39.DAC Stopband .....	80
Figure 40.DAC Transition Band .....	80
Figure 41.DAC Transition Band (Detail) .....	80

## LIST OF TABLES

Table 1. I/O Power Rails .....	8
Table 2. Hardware Mode Feature Summary .....	26
Table 3. MCLK/LRCK Ratios .....	38

## 1. PIN DESCRIPTIONS - SOFTWARE (HARDWARE) MODE



Pin Name	#	Pin Description
LRCK	1	<b>Left Right Clock (Input/Output)</b> - Determines which channel, Left or Right, is currently active on the serial audio data line.
SDA/CDIN (MCLKDIV2)	2	<b>Serial Control Data (Input/Output)</b> - SDA is a data I/O in I <sup>2</sup> C Mode. CDIN is the input data line for the control port interface in SPI Mode. <b>MCLK Divide by 2 (Input)</b> - Hardware Mode: Divides the MCLK by 2 prior to all internal circuitry.
SCL/CCLK (I <sup>2</sup> S/LJ)	3	<b>Serial Control Port Clock (Input)</b> - Serial clock for the serial control port. <b>Interface Format Selection (Input)</b> - Hardware Mode: Selects between I <sup>2</sup> S & Left-Justified interface formats for the ADC & DAC.
AD0/CS (DEM)	4	<b>Address Bit 0 (I<sup>2</sup>C) / Control Port Chip Select (SPI) (Input)</b> - AD0 is a chip address pin in I <sup>2</sup> C Mode; CS is the chip-select signal for SPI format. <b>De-Emphasis (Input)</b> - Hardware Mode: Enables/disables the de-emphasis filter.
VA_HP	5	<b>Analog Power For Headphone (Input)</b> - Positive power for the internal analog headphone section.
FLYP	6	<b>Charge Pump Cap Positive Node (Input)</b> - Positive node for the external charge pump capacitor.
GND_HP	7	<b>Analog Ground (Input)</b> - Ground reference for the internal headphone/charge pump section.
FLYN	8	<b>Charge Pump Cap Negative Node (Input)</b> - Negative node for the external charge pump capacitor.
VSS_HP	9	<b>Negative Voltage From Charge Pump (Output)</b> - Negative voltage rail for the internal analog headphone section.

AOUTB	10	<b>Analog Audio Output (Output)</b> - The full-scale output level is specified in the DAC Analog Characteristics specification table.
AOUTA	11	
VA	12	<b>Analog Power (Input)</b> - Positive power for the internal analog section.
AGND	13	<b>Analog Ground (Input)</b> - Ground reference for the internal analog section.
DAC_FILT+	14	<b>Positive Voltage Reference (Output)</b> - Positive reference voltage for the internal sampling circuits.
VQ	15	<b>Quiescent Voltage (Output)</b> - Filter connection for internal quiescent voltage.
ADC_FILT+	16	<b>Positive Voltage Reference (Output)</b> - Positive reference voltage for the internal sampling circuits.
MICIN1/ AIN3A	17	<b>Microphone Input 1 (Input)</b> - The full-scale level is specified in the ADC Analog Characteristics specification table.
MICIN2/ BIAS/AIN3B	18	<b>Microphone Input 2 (Input/Output)</b> - The full-scale level is specified in the ADC Analog Characteristics specification table. This pin can also be configured as an output to provide a low noise bias supply for an external microphone. Electrical characteristics are specified in the DC Electrical Characteristics table.
AIN2A	19	<b>Analog Input (Input)</b> - The full-scale level is specified in the ADC Analog Characteristics specification table.
AIN2B/BIAS	20	<b>Analog Input (Input/Output)</b> - The full-scale level is specified in the ADC Analog Characteristics specification table. This pin can also be configured as an output to provide a low noise bias supply for an external microphone. Electrical characteristics are specified in the DC Electrical Characteristics table.
AFILTA	21	
AFILTB	22	<b>Filter Connection (Output)</b> - Filter connection for the ADC inputs.
AIN1A	23	<b>Analog Input (Input)</b> - The full-scale level is specified in the ADC Analog Characteristics specification table.
AIN1B	24	
RESET	25	<b>Reset (Input)</b> - The device enters a low power mode when this pin is driven low.
VL	26	<b>Digital Interface Power (Input)</b> - Determines the required signal level for the serial audio interface and host control port. Refer to the Recommended Operating Conditions for appropriate voltages.
VD	27	<b>Digital Power (Input)</b> - Positive power for the internal digital section.
DGND	28	<b>Digital Ground (Input)</b> - Ground reference for the internal digital section.
SDOUT (M/S)	29	<b>Serial Audio Data Output (Output)</b> - Output for two's complement serial audio data. <b>Serial Port Master/Slave (Input/Output)</b> - Hardware Mode Startup Option: Selects between Master and Slave Mode for the serial port.
MCLK	30	<b>Master Clock (Input)</b> - Clock source for the delta-sigma modulators.
SCLK	31	<b>Serial Clock (Input/Output)</b> - Serial clock for the serial audio interface.
SDIN	32	<b>Serial Audio Data Input (Input)</b> - Input for two's complement serial audio data.
Thermal Pad	-	Thermal relief pad for optimized heat dissipation. See “ <a href="#">QFN Thermal Pad</a> ” on page 79.

## 1.1 Digital I/O Pin Characteristics

The logic level for each input should not exceed the maximum ratings for the VL power supply.

<b>Pin Name SW/(HW)</b>	<b>I/O</b>	<b>Driver</b>	<b>Receiver</b>
<u>RESET</u>	Input	-	1.8 V - 3.3 V
SCL/CCLK (I <sup>2</sup> S/LJ)	Input	-	1.8 V - 3.3 V, with Hysteresis
SDA/CDIN (MCLKDIV2)	Input/Output	1.8 V - 3.3 V, CMOS/Open Drain	1.8 V - 3.3 V, with Hysteresis
AD0/CS (DEM)	Input	-	1.8 V - 3.3 V
MCLK	Input	-	1.8 V - 3.3 V
LRCK	Input/Output	1.8 V - 3.3 V, CMOS	1.8 V - 3.3 V
SCLK	Input/Output	1.8 V - 3.3 V, CMOS	1.8 V - 3.3 V
SDOUT (M/S)	Input/Output	1.8 V - 3.3 V, CMOS	1.8 V - 3.3 V
SDIN	Input	-	1.8 V - 3.3 V

**Table 1. I/O Power Rails**

## 2. TYPICAL CONNECTION DIAGRAMS





Figure 1. Typical Connection Diagram (Software Mode)



**Figure 2. Typical Connection Diagram (Hardware Mode)**

### 3. CHARACTERISTIC AND SPECIFICATION TABLES

(All Min/Max characteristics and specifications are guaranteed over the Specified Operating Conditions. Typical performance characteristics and specifications are derived from measurements taken at nominal supply voltages and  $T_A = 25^\circ C$ .)

#### SPECIFIED OPERATING CONDITIONS

(AGND=DGND=0 V, all voltages with respect to ground.)

Parameters	Symbol	Min	Max	Units
DC Power Supply (Note 1)				
Analog Core	VA	1.65	2.63	V
Headphone Amplifier	VA_HP	1.65	2.63	V
Digital Core	VD	1.65	2.63	V
Serial/Control Port Interface	VL	1.65	3.47	V
Ambient Temperature Commercial - CNZ Automotive - DNZ	$T_A$	-10 -40	+70 +85	$^{\circ}C$

**Note:**

1. The device will operate properly over the full range of the analog, headphone amplifier, digital core and serial/control port interface supplies.

#### ABSOLUTE MAXIMUM RATINGS

(AGND = DGND = 0 V; all voltages with respect to ground.)

Parameters	Symbol	Min	Max	Units
DC Power Supply Analog Digital Serial/Control Port Interface	VA, VA_HP	-0.3	3.0	V
	VD	-0.3	3.0	V
	VL	-0.3	4.0	V
Input Current (Note 2)	$I_{in}$	-	$\pm 10$	mA
External Voltage Applied to Analog Input (Note 3)	$V_{IN}$	AGND-0.3	VA+0.3	V
External Voltage Applied to Analog Output	$V_{IN}$	-VA_HP - 0.3	+VA_HP + 0.3	V
External Voltage Applied to Digital Input (Note 3)	$V_{IND}$	-0.3	VL+ 0.3	V
Ambient Operating Temperature (power applied)	$T_A$	-50	+115	$^{\circ}C$
Storage Temperature	$T_{stg}$	-65	+150	$^{\circ}C$

**WARNING:** Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

**Notes:**

2. Any pin except supplies. Transient currents of up to  $\pm 100$  mA on the analog input pins will not cause SCR latch-up.
3. The maximum over/under voltage is limited by the input current.

## ANALOG INPUT CHARACTERISTICS (COMMERCIAL - CNZ)

(Test Conditions (unless otherwise specified): Input sine wave (relative to digital full scale): 1 kHz through passive input filter; Measurement Bandwidth is 10 Hz to 20 kHz unless otherwise specified. Sample Frequency = 48 kHz)

Parameter (Note 4)	VA = 2.5 V (nominal)			VA = 1.8 V (nominal)			Unit	
	Min	Typ	Max	Min	Typ	Max		
<b>Analog In to ADC (PGA bypassed)</b>								
Dynamic Range	A-weighted	93	99	-	90	96	-	dB
	unweighted	90	96	-	87	93	-	dB
Total Harmonic Distortion + Noise	-1 dBFS	-	-86	-80	-	-84	-78	dB
	-20 dBFS	-	-76	-	-	-73	-	dB
	-60 dBFS	-	-36	-	-	-33	-	dB
<b>Analog In to PGA to ADC</b>								
<b>Dynamic Range</b>								
PGA Setting: 0 dB	A-weighted	92	98	-	89	95	-	dB
	unweighted	89	95	-	86	92	-	dB
PGA Setting: +12 dB	A-weighted	85	91	-	82	88	-	dB
	unweighted	82	88	-	79	85	-	dB
Total Harmonic Distortion + Noise								
PGA Setting: 0 dB	-1 dBFS	-	-88	-81	-	-86	-80	dB
	-60 dBFS	-	-35	-	-	-32	-	dB
PGA Setting: +12 dB	-1 dBFS	-	-85	-79	-	-83	-77	dB
<b>Analog In to MIC Pre-Amp (+16 dB) to PGA to ADC</b>								
<b>Dynamic Range</b>								
PGA Setting: 0 dB	A-weighted	-	86	-	-	83	-	dB
	unweighted	-	83	-	-	80	-	dB
Total Harmonic Distortion + Noise								
PGA Setting: 0 dB	-1 dBFS	-	-76	-	-	-74	-	dB
<b>Analog In to MIC Pre-Amp (+32 dB) to PGA to ADC</b>								
<b>Dynamic Range</b>								
PGA Setting: 0 dB	A-weighted	-	78	-	-	75	-	dB
	unweighted	-	74	-	-	71	-	dB
Total Harmonic Distortion + Noise								
PGA Setting: 0 dB	-1 dBFS	-	-74	-	-	-71	-	dB
<b>Other Characteristics</b>								
DC Accuracy								
Interchannel Gain Mismatch	-	0.2	-	-	0.2	-		dB
Gain Drift	-	±100	-	-	±100	-		ppm/°C
Offset Error	SDOUT Code with HPF On	-	352	-	-	352	-	LSB
Input								
Interchannel Isolation	-	90	-	-	90	-		dB
<b>DAC Isolation (Note 5)</b>		-	70	-	-	70	-	dB
Full-scale Input Voltage	ADC	0.74•VA	0.78•VA	0.82•VA	0.74•VA	0.78•VA	0.82•VA	V <sub>pp</sub>
	PGA (0 dB)	0.75•VA	0.794•VA	0.83•VA	0.75•VA	0.794•VA	0.83•VA	V <sub>pp</sub>
	MIC (+16 dB)		0.129•VA			0.129•VA		V <sub>pp</sub>
	MIC (+32 dB)		0.022•VA			0.022•VA		V <sub>pp</sub>
<b>Input Impedance (Note 6)</b>								
Input Impedance (Note 6)	ADC	-	20	-	-	20	-	kΩ
	PGA	-	39	-	-	39	-	kΩ
	MIC	-	50	-	-	50	-	kΩ

**Notes:**

4. Referred to the typical full-scale voltage. Applies to all THD+N and Dynamic Range values in the table.
5. Measured with DAC delivering full-scale output power into 16 Ω.
6. Measured between AINxx and AGND.

## ANALOG INPUT CHARACTERISTICS (AUTOMOTIVE - DNZ)

(Test Conditions (unless otherwise specified): Input sine wave (relative to full scale): 1 kHz through passive input filter; Measurement Bandwidth is 10 Hz to 20 kHz unless otherwise specified. Sample Frequency = 48 kHz)

Parameter (Note 4)	VA = 2.5 V (nominal)			VA = 1.8 V (nominal)			Unit	
	Min	Typ	Max	Min	Typ	Max		
<b>Analog In to ADC</b>								
Dynamic Range	A-weighted	91	99	-	88	96	-	dB
	unweighted	78	96	-	85	93	-	dB
Total Harmonic Distortion + Noise	-1 dBFS	-	-86	-78	-	-84	-76	dB
	-20 dBFS	-	-76	-	-	-73	-	dB
	-60 dBFS	-	-36	-	-	-33	-	dB
<b>Analog In to PGA to ADC</b>								
<b>Dynamic Range</b>								
PGA Setting: 0 dB	A-weighted	90	98	-	87	95	-	dB
	unweighted	87	95	-	84	92	-	dB
PGA Setting: +12 dB	A-weighted	83	91	-	80	88	-	dB
	unweighted	80	88	-	77	85	-	dB
Total Harmonic Distortion + Noise								
PGA Setting: 0 dB	-1 dBFS	-	-88	-80	-	-86	-78	dB
	-60 dBFS	-	-35	-	-	-32	-	dB
PGA Setting: +12 dB	-1 dBFS	-	-85	-77	-	-83	-75	dB
<b>Analog In to MIC Pre-Amp (+16 dB) to PGA to ADC</b>								
<b>Dynamic Range</b>								
PGA Setting: 0 dB	A-weighted	-	86	-	-	83	-	dB
	unweighted	-	83	-	-	80	-	dB
Total Harmonic Distortion + Noise								
PGA Setting: 0 dB	-1 dBFS	-	-76	-	-	-74	-	dB
<b>Analog In to MIC Pre-Amp (+32 dB) to PGA to ADC</b>								
<b>Dynamic Range</b>								
PGA Setting: 0 dB	A-weighted	-	78	-	-	75	-	dB
	unweighted	-	74	-	-	71	-	dB
Total Harmonic Distortion + Noise								
PGA Setting: 0 dB	-1 dBFS	-	-74	-	-	-71	-	dB
<b>Other Characteristics</b>								
DC Accuracy								
Interchannel Gain Mismatch	-	0.1	-	-	0.1	-		dB
Gain Drift	-	±100	-	-	±100	-		ppm/°C
Offset Error	SDOUT Code with HPF On	-	352	-	-	352	-	LSB
Input								
Interchannel Isolation	-	90	-	-	90	-		dB
DAC Isolation (Note 5)	-	70	-	-	70	-		dB

Parameter (Note 4)		VA = 2.5 V (nominal)			VA = 1.8 V (nominal)			Unit
		Min	Typ	Max	Min	Typ	Max	
Full-scale Input Voltage	ADC	0.74•VA	0.78•VA	0.82•VA	0.74•VA	0.78•VA	0.82•VA	Vpp
	PGA (0 dB)	0.75•VA	0.794•VA	0.83•VA	0.75•VA	0.794•VA	0.83•VA	Vpp
	MIC (+16 dB)		0.129•VA			0.129•VA		Vpp
	MIC (+32 dB)		0.022•VA			0.022•VA		Vpp
Input Impedance (Note 6)	ADC	18	-	-	18	-	-	kΩ
	PGA	40	-	-	40	-	-	kΩ
	MIC	50	-	-	50	-	-	kΩ

## ADC DIGITAL FILTER CHARACTERISTICS

Parameter (Note 7)	Min	Typ	Max	Unit
Passband (Frequency Response) to -0.1 dB corner	0	-	0.46	Fs
Passband Ripple	-0.09	-	0.17	dB
Stopband	0.6	-	-	Fs
Stopband Attenuation	33	-	-	dB
Total Group Delay	-	7.6/Fs	-	s
<b>High-Pass Filter Characteristics (48 kHz Fs)</b>				
Frequency Response	-3.0 dB	-	3.7	-
	-0.13 dB	-	24.2	-
Phase Deviation @ 20 Hz	-	10	-	Deg
Passband Ripple	-	-	0.17	dB
Filter Settling Time	-	$10^5/Fs$	0	s

**Note:**

7. Response is clock-dependent and will scale with Fs. Note that the response plots (Figure 33 to Figure 41) have been normalized to Fs and can be de-normalized by multiplying the X-axis scale by Fs. HPF parameters are for Fs = 48 kHz.

## ANALOG OUTPUT CHARACTERISTICS (COMMERCIAL - CNZ)

(Test conditions (unless otherwise specified): Input test signal is a full-scale 997 Hz sine wave; measurement bandwidth is 10 Hz to 20 kHz; Sample Frequency = 48 kHz; test load  $R_L = 10 \text{ k}\Omega$ ,  $C_L = 10 \text{ pF}$  for the line output (see [Figure 3](#)), and test load  $R_L = 16 \Omega$ ,  $C_L = 10 \text{ pF}$  (see [Figure 3](#)) for the headphone output. HP\_GAIN[2:0] = 011.)

Parameter <a href="#">(Note 8)</a>	<b>VA = 2.5V (nominal)</b>			<b>VA = 1.8V (nominal)</b>			Unit	
	Min	Typ	Max	Min	Typ	Max		
<b><math>R_L = 10 \text{ k}\Omega</math></b>								
<b>Dynamic Range</b>								
18 to 24-Bit	A-weighted	92	98	-	89	95	-	dB
	unweighted	89	95	-	86	92	-	dB
16-Bit	A-weighted	-	96	-	-	93	-	dB
	unweighted	-	93	-	-	90	-	dB
Total Harmonic Distortion + Noise								
18 to 24-Bit	0 dB	-	-86	-78	-	-88	-82	dB
	-20 dB	-	-75	-	-	-72	-	dB
	-60 dB	-	-35	-	-	-32	-	dB
16-Bit	0 dB	-	-86	-	-	-88	-	dB
	-20 dB	-	-73	-	-	-70	-	dB
	-60 dB	-	-33	-	-	-30	-	dB
<b><math>R_L = 16 \Omega</math></b>								
Dynamic Range								
18 to 24-Bit	A-weighted	92	98	-	89	95	-	dB
	unweighted	89	95	-	86	92	-	dB
16-Bit	A-weighted	-	96	-	-	93	-	dB
	unweighted	-	93	-	-	90	-	dB
Total Harmonic Distortion + Noise								
18 to 24-Bit	0 dB	-	-75	-69	-	-75	-69	dB
	-20 dB	-	-75	-	-	-72	-	dB
	-60 dB	-	-35	-	-	-32	-	dB
16-Bit	0 dB	-	-75	-	-	-75	-	dB
	-20 dB	-	-73	-	-	-70	-	dB
	-60 dB	-	-33	-	-	-30	-	dB
<b>Other Characteristics for <math>R_L = 16 \Omega</math> or <math>10 \text{ k}\Omega</math></b>								
Output Parameters <a href="#">(Note 9)</a>	Modulation Index (MI) Analog Gain Multiplier (G)	-	0.6787 0.6047	-	-	0.6787 0.6047	-	
Full-scale Output Voltage (2•G•MI•VA) <a href="#">(Note 9)</a>	See <a href="#">Line Output Voltage Characteristics, page 17</a>					Vpp		
Full-scale Output Power <a href="#">(Note 9)</a>	See <a href="#">Headphone Output Power Characteristics, page 18</a>					mW		
Interchannel Isolation (1 kHz)	16 $\Omega$ 10 $\text{k}\Omega$	-	80 95	-	-	80 93	-	dB
Interchannel Gain Mismatch		-	0.1	0.25	-	0.1	0.25	dB
Gain Drift		-	$\pm 100$	-	-	$\pm 100$	-	ppm/ $^{\circ}\text{C}$
AC-Load Resistance ( $R_L$ ) <a href="#">(Note 10)</a>	16	-	-	16	-	-	-	$\Omega$
Load Capacitance ( $C_L$ ) <a href="#">(Note 10)</a>		-	-	150	-	-	150	pF

### Notes:

8. One LSB of triangular PDF dither is added to data.
9. Full-scale output voltage and power is determined by the gain setting, G, in register “[Headphone Analog Gain \(HP\\_GAIN\[2:0\]\)](#)” on page 56. High gain settings at certain VA and VA\_HP supply levels may cause clipping when the audio signal approaches full-scale, maximum power output. See [Figures 27–30](#).

10. See [Figure 3](#).  $R_L$  and  $C_L$  reflect the recommended minimum resistance and maximum capacitance required for the internal op-amp's stability and signal integrity. In this circuit topology,  $C_L$  will effectively move the band-limiting pole of the amp in the output stage. Increasing this value beyond the recommended 150 pF can cause the internal op-amp to become unstable.

## ANALOG OUTPUT CHARACTERISTICS (AUTOMOTIVE - DNZ)

(Test conditions (unless otherwise specified): Input test signal is a full-scale 997 Hz sine wave; measurement bandwidth is 10 Hz to 20 kHz; Sample Frequency = 48 kHz and 96 kHz; test load  $R_L = 10 \text{ k}\Omega$ ,  $C_L = 10 \text{ pF}$  for the line output (see [Figure 3](#)), and test load  $R_L = 16 \Omega$ ,  $C_L = 10 \text{ pF}$  (see [Figure 3](#)) for the headphone output.  
 $\text{HP\_GAIN}[2:0] = 011.$ )

Parameter <a href="#">(Note 8)</a>	VA = 2.5V (nominal)			VA = 1.8V (nominal)			Unit	
	Min	Typ	Max	Min	Typ	Max		
<b><math>R_L = 10 \text{ k}\Omega</math></b>								
<b>Dynamic Range</b>								
18 to 24-Bit	A-weighted	90	98	-	87	95	-	dB
	unweighted	87	95	-	84	92	-	dB
16-Bit	A-weighted	-	96	-	-	93	-	dB
	unweighted	-	93	-	-	90	-	dB
Total Harmonic Distortion + Noise								
18 to 24-Bit	0 dB	-	-86	-73	-	-88	-80	dB
	-20 dB	-	-75	-	-	-72	-	dB
	-60 dB	-	-35	-	-	-32	-	dB
16-Bit	0 dB	-	-86	-	-	-88	-	dB
	-20 dB	-	-73	-	-	-70	-	dB
	-60 dB	-	-33	-	-	-30	-	dB
<b><math>R_L = 16 \Omega</math></b>								
<b>Dynamic Range</b>								
18 to 24-Bit	A-weighted	90	98	-	87	95	-	dB
	unweighted	87	95	-	84	92	-	dB
16-Bit	A-weighted	-	96	-	-	93	-	dB
	unweighted	-	93	-	-	90	-	dB
Total Harmonic Distortion + Noise								
18 to 24-Bit	0 dB	-	-75	-67	-	-75	-67	dB
	-20 dB	-	-75	-	-	-72	-	dB
	-60 dB	-	-35	-	-	-32	-	dB
16-Bit	0 dB	-	-75	-	-	-75	-	dB
	-20 dB	-	-73	-	-	-70	-	dB
	-60 dB	-	-33	-	-	-30	-	dB
<b>Other Characteristics for <math>R_L = 16</math> or <math>10 \text{ k}\Omega</math></b>								
Output Parameters <a href="#">(Note 9)</a>	Modulation Index (MI)	-	0.6787	-	-	0.6787	-	
	Analog Gain Multiplier (G)	-	0.6047	-	-	0.6047	-	
Full-scale Output Voltage ( $2 \cdot G \cdot MI \cdot VA$ ) <a href="#">(Note 9)</a>		See <a href="#">Line Output Voltage Characteristics, page 17</a>				Vpp		
Full-scale Output Power <a href="#">(Note 9)</a>		See <a href="#">Headphone Output Power Characteristics, page 18</a>				mW		
Interchannel Isolation (1 kHz)	16 $\Omega$	-	80	-	-	80	-	dB
	10 $\text{k}\Omega$	-	95	-	-	93	-	dB
Interchannel Gain Mismatch		-	0.1	0.25	-	0.1	0.25	dB
Gain Drift		-	$\pm 100$	-	-	$\pm 100$	-	ppm/ $^{\circ}$ C
AC-Load Resistance ( $R_L$ ) <a href="#">(Note 10)</a>	16	-	-	16	-	-	-	$\Omega$
Load Capacitance ( $C_L$ ) <a href="#">(Note 10)</a>	-	-	150	-	-	150	pF	

## LINE OUTPUT VOLTAGE CHARACTERISTICS

Test conditions (unless otherwise specified): Input test signal is a full-scale 997 Hz sine wave; measurement bandwidth is 10 Hz to 20 kHz; Sample Frequency = 48 kHz; test load  $R_L = 10 \text{ k}\Omega$ ,  $C_L = 10 \text{ pF}$  (see [Figure 3](#)).

Parameter		VA = 2.5V (nominal)			VA = 1.8V (nominal)			Unit	
		Min	Typ	Max	Min	Typ	Max		
<b>AOUTx Voltage Into <math>R_L = 10 \text{ k}\Omega</math></b>									
HP_GAIN[2:0]	Analog Gain (G)	VA_HP							
000	0.3959	1.8 V	-	1.34	-	-	0.97	-	V <sub>pp</sub>
		2.5 V	-	1.34	-	-	0.97	-	V <sub>pp</sub>
001	0.4571	1.8 V	-	1.55	-	-	1.12	-	V <sub>pp</sub>
		2.5 V	-	1.55	-	-	1.12	-	V <sub>pp</sub>
010	0.5111	1.8 V	-	1.73	-	-	1.25	-	V <sub>pp</sub>
		2.5 V	-	1.73	-	-	1.25	-	V <sub>pp</sub>
011 (default)	0.6047	1.8 V	-	2.05	-	1.41	1.48	1.55	V <sub>pp</sub>
		2.5 V	1.95	2.05	2.15	-	1.48	-	V <sub>pp</sub>
100	0.7099	1.8 V	-	2.41	-	-	1.73	-	V <sub>pp</sub>
		2.5 V	-	2.41	-	-	1.73	-	V <sub>pp</sub>
101	0.8399	1.8 V	-	2.85	-		2.05		V <sub>pp</sub>
		2.5 V	-	2.85	-	-	2.05	-	V <sub>pp</sub>
110	1.0000	1.8 V	-	3.39	-	-	2.44	-	V <sub>pp</sub>
		2.5 V	-	3.39	-	-	2.44	-	V <sub>pp</sub>
111	1.1430	1.8 V	(See <a href="#">(Note 11)</a> )				2.79		V <sub>pp</sub>
		2.5 V	-	3.88	-	-	2.79	-	V <sub>pp</sub>


**Note:**

11. VA\_HP settings lower than VA reduces the headroom of the headphone amplifier. As a result, the DAC may not achieve the full THD+N performance at full-scale output voltage and power.

## HEADPHONE OUTPUT POWER CHARACTERISTICS

Test conditions (unless otherwise specified): Input test signal is a full-scale 997 Hz sine wave; measurement bandwidth is 10 Hz to 20 kHz; Sample Frequency = 48 kHz; test load  $R_L = 16 \Omega$ ,  $C_L = 10 \mu\text{F}$  (see [Figure 3](#)).

Parameter	VA = 2.5V (nominal)	VA = 1.8V (nominal)			Unit			
		Min	Typ	Max				
<b>AOUTx Power Into <math>R_L = 16 \Omega</math></b>								
HP_GAIN[2:0]	Analog Gain (G)	VA_HP						
			1.8 V	-	14	-	mW <sub>rms</sub>	
000	0.3959		2.5 V	-	14	-	mW <sub>rms</sub>	
			1.8 V	-	19	-	mW <sub>rms</sub>	
001	0.4571		2.5 V	-	19	-	mW <sub>rms</sub>	
			1.8 V	-	23	-	mW <sub>rms</sub>	
010	0.5111		2.5 V	-	23	-	mW <sub>rms</sub>	
			1.8 V	(Note 11)		-	mW <sub>rms</sub>	
011 (default)	0.6047		2.5 V	-	32	-	mW <sub>rms</sub>	
			1.8 V	(Note 11)		-	mW <sub>rms</sub>	
100	0.7099		2.5 V	-	44	-	mW <sub>rms</sub>	
			1.8 V	(Note 11)		-	mW <sub>rms</sub>	
101	0.8399		2.5 V	(Note 9)		-	mW <sub>rms</sub>	
			1.8 V	(Note 9)		-	mW <sub>rms</sub>	
110	1.0000		2.5 V	(Note 9, 11)		-	mW <sub>rms</sub>	
			1.8 V	(Note 9, 11)		-	mW <sub>rms</sub>	
111	1.1430		2.5 V	(Note 9, 11)		-	mW <sub>rms</sub>	
			1.8 V	(Note 9, 11)		-	mW <sub>rms</sub>	



**Figure 3. Headphone Output Test Load**

## COMBINED DAC INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE

Parameter (Note 12)		Min	Typ	Max	Unit
Frequency Response 10 Hz to 20 kHz		-0.01	-	+0.08	dB
Passband	to -0.05 dB corner to -3 dB corner	0 0	-	0.4780 0.4996	Fs Fs
StopBand		0.5465	-	-	Fs
StopBand Attenuation (Note 13)		50	-	-	dB
Group Delay		-	10.4/Fs	-	s
De-emphasis Error	Fs = 32 kHz Fs = 44.1 kHz Fs = 48 kHz	- - -	-	+1.5/+0 +0.05/-0.25 -0.2/-0.4	dB dB dB

**Notes:**

12. Response is clock dependent and will scale with Fs. Note that the response plots ([Figure 38 to Figure 41 on page 80](#)) have been normalized to Fs and can be de-normalized by multiplying the X-axis scale by Fs.
13. Measurement Bandwidth is from Stopband to 3 Fs.


## SWITCHING SPECIFICATIONS - SERIAL PORT

(Inputs: Logic 0 = DGND, Logic 1 = VL, SDOUT C<sub>LOAD</sub> = 15 pF.)


Parameters	Symbol	Min	Max	Units	
RESET pin Low Pulse Width (Note 14)		1	-	ms	
MCLK Frequency		1.024	38.4	MHz	
MCLK Duty Cycle (Note 15)		45	55	%	
<b>Slave Mode</b>					
Input Sample Rate (LRCK)	Quarter-Speed Mode Half-Speed Mode Single-Speed Mode Double-Speed Mode	F <sub>s</sub> F <sub>s</sub> F <sub>s</sub> F <sub>s</sub>	4 8 4 50	12.5 25 50 100	kHz kHz kHz kHz
LRCK Duty Cycle		45	55	%	
SCLK Frequency	1/t <sub>P</sub>	-	64•F <sub>s</sub>	Hz	
SCLK Duty Cycle		45	55	%	
LRCK Setup Time Before SCLK Rising Edge	t <sub>s</sub> (LK-SK)	40	-	ns	
LRCK Edge to SDOUT MSB Output Delay	t <sub>d</sub> (MSB)	-	52	ns	
SDOUT Setup Time Before SCLK Rising Edge	t <sub>s</sub> (SDO-SK)	20	-	ns	
SDOUT Hold Time After SCLK Rising Edge	t <sub>h</sub> (SK-SDO)	30	-	ns	
SDIN Setup Time Before SCLK Rising Edge	t <sub>s</sub> (SD-SK)	20	-	ns	
SDIN Hold Time After SCLK Rising Edge	t <sub>h</sub>	20	-	ns	

Parameters	Symbol	Min	Max	Units
<b>Master Mode (Note 16)</b>				
Output Sample Rate (LRCK)	All Speed Modes (Note 17)	$F_s$	-	$\frac{\text{MCLK}}{128}$
LRCK Duty Cycle		45	55	%
SCLK Frequency	$1/t_p$	-	$64 \cdot F_s$	Hz
SCLK Duty Cycle		45	55	%
LRCK Edge to SDOUT MSB Output Delay	$t_d(\text{MSB})$	-	52	ns
SDOUT Setup Time Before SCLK Rising Edge	$t_s(\text{SDO-SK})$	20	-	ns
SDOUT Hold Time After SCLK Rising Edge	$t_h(\text{SK-SDO})$	30	-	ns
SDIN Setup Time Before SCLK Rising Edge	$t_s(\text{SD-SK})$	20	-	ns
SDIN Hold Time After SCLK Rising Edge	$t_h$	20	-	ns

14. After powering up the CS42L51,  $\overline{\text{RESET}}$  should be held low after the power supplies and clocks are settled.
15. See “Example System Clock Frequencies” on page 77 for typical MCLK frequencies.
16. See “Master” on page 38.
17. “MCLK” refers to the external master clock applied.



**Figure 5. Serial Audio Interface Master Mode Timing**




**Figure 4. Serial Audio Interface Slave Mode Timing**

## SWITCHING SPECIFICATIONS - I<sup>2</sup>C CONTROL PORT

(Inputs: Logic 0 = DGND, Logic 1 = VL, SDA C<sub>L</sub> = 30 pF)

Parameter	Symbol	Min	Max	Unit
SCL Clock Frequency	f <sub>scl</sub>	-	100	kHz
RESET Rising Edge to Start	t <sub>irs</sub>	500	-	ns
Bus Free Time Between Transmissions	t <sub>buf</sub>	4.7	-	μs
Start Condition Hold Time (prior to first clock pulse)	t <sub>hdst</sub>	4.0	-	μs
Clock Low time	t <sub>low</sub>	4.7	-	μs
Clock High Time	t <sub>high</sub>	4.0	-	μs
Setup Time for Repeated Start Condition	t <sub>sust</sub>	4.7	-	μs
SDA Hold Time from SCL Falling	t <sub>hdd</sub>	0	-	μs
SDA Setup time to SCL Rising	t <sub>sud</sub>	250	-	ns
Rise Time of SCL and SDA	t <sub>rc</sub>	-	1	μs
Fall Time SCL and SDA	t <sub>fc</sub>	-	300	ns
Setup Time for Stop Condition	t <sub>susp</sub>	4.7	-	μs
Acknowledge Delay from SCL Falling	t <sub>ack</sub>	300	3450	ns

18. Data must be held for sufficient time to bridge the transition time, t<sub>fc</sub>, of SCL.



**Figure 6. Control Port Timing - I<sup>2</sup>C**

## SWITCHING CHARACTERISTICS - SPI CONTROL PORT

(Inputs: Logic 0 = DGND, Logic 1 = VL)

Parameter	Symbol	Min	Max	Units	
CCLK Clock Frequency	$f_{sck}$	0	6.0	MHz	
RESET Rising Edge to CS Falling	$t_{srs}$	20	-	ns	
CS Falling to CCLK Edge	$t_{css}$	20	-	ns	
CS High Time Between Transmissions	$t_{csh}$	1.0	-	$\mu$ s	
CCLK Low Time	$t_{scl}$	66	-	ns	
CCLK High Time	$t_{sch}$	66	-	ns	
CDIN to CCLK Rising Setup Time	$t_{dsu}$	40	-	ns	
CCLK Rising to DATA Hold Time	(Note 19)	$t_{dh}$	15	-	ns
Rise Time of CCLK and CDIN	(Note 20)	$t_{r2}$	-	100	ns
Fall Time of CCLK and CDIN	(Note 20)	$t_{f2}$	-	100	ns

19. Data must be held for sufficient time to bridge the transition time of CCLK.

20. For  $f_{sck} < 1$  MHz.




Figure 7. Control Port Timing - SPI Format

## DC ELECTRICAL CHARACTERISTICS

(AGND = 0 V; all voltages with respect to ground.)

Parameters	Min	Typ	Max	Units
<b>VQ Characteristics</b>				
Nominal Voltage	-	0.5•VA	-	V
Output Impedance	-	23	-	kΩ
DC Current Source/Sink (Note 21)	-	-	10	μA
DAC_FILT+ Nominal Voltage	-	VA	-	V
ADC_FILT+ Nominal Voltage	-	VA	-	V
<b>VSS_HP Characteristics</b>				
Nominal Voltage	-	-0.8•(VA_HP)	-	V
DC Current Source	-		10	μA
<b>MICBIAS Characteristics</b>				
Nominal Voltage	MICBIAS_LVL[1:0] = 00	-	0.8•VA	-
	MICBIAS_LVL[1:0] = 01	-	0.7•VA	-
	MICBIAS_LVL[1:0] = 10	-	0.6•VA	-
	MICBIAS_LVL[1:0] = 11	-	0.5•VA	-
DC Current Source		-	1	mA
Power Supply Rejection Ratio (PSRR)	1 kHz	-	50	-
<b>Power Supply Rejection Ratio (PSRR) (Note 22)</b>	1 kHz	-	60	-
				dB

21. The DC current draw represents the allowed current draw from the VQ pin due to typical leakage through electrolytic de-coupling capacitors.
22. Valid with the recommended capacitor values on DAC\_FILT+, ADC\_FILT+ and VQ. Increasing the capacitance will also increase the PSRR.

## DIGITAL INTERFACE SPECIFICATIONS & CHARACTERISTICS

Parameters (Note 23)	Symbol	Min	Max	Units
Input Leakage Current	I <sub>in</sub>	-	±10	μA
Input Capacitance		-	10	pF
1.8 V - 3.3 V Logic				
High-Level Output Voltage (I <sub>OH</sub> = -100 μA)	V <sub>OH</sub>	VL - 0.2	-	V
Low-Level Output Voltage (I <sub>OL</sub> = 100 μA)	V <sub>OL</sub>	-	0.2	V
High-Level Input Voltage	V <sub>IH</sub>	0.68•VL	-	V
Low-Level Input Voltage	V <sub>IL</sub>	-	0.32•VL	V

23. See “Digital I/O Pin Characteristics” on page 8 for serial and control port power rails.

## POWER CONSUMPTION

See [\(Note 24\)](#)

Operation	Power Control Registers				V	Typical Current (mA)				Total Power (mW <sub>rms</sub> )		
	02h		03h			PDN_MICB PDN_MICA PDN_MICBIAS	i <sub>V<sub>A</sub>_HP</sub>	i <sub>V<sub>A</sub></sub>	i <sub>V<sub>D</sub></sub>			
	PDN_DACB PDN_DACA PDN_PGAB PDN_PGA PDN_ADCB PDN_ADCA	PDN_PDN	PDN_MICB PDN_MICA PDN_MICBIAS	PDN_PDN								
1 Off ( <a href="#">Note 26</a> )	x x x x x x x x	x x x	1.8 2.5	0 0	0 0	0 0	0 0	0 0	0 0	0 0		
2 Standby ( <a href="#">Note 27</a> )	x x x x x x 1	x x x	1.8 2.5	0 0	0.01 0.01	0.02 0.03	0 0	0.05 0.10	0.05 0.10			
3 Mono Record ADC	1 1 1 1 1 0 0	1 1 1	1.8 2.5	0 0	1.85 2.07	2.03 3.05	0.03 0.05	7.05 12.94	7.05 12.94			
	1 1 1 0 1 0 0	1 1 1	1.8 2.5	0 0	2.35 2.58	2.03 3.08	0.03 0.05	7.95 14.29	7.95 14.29			
	1 1 1 0 1 0 0	1 0 0	1.8 2.5	0 0	3.67 3.95	2.05 3.09	0.03 0.05	10.36 17.71	10.36 17.71			
	1 1 1 0 1 0 0	1 0 1	1.8 2.5	0 0	3.27 3.52	2.03 3.08	0.03 0.05	9.61 16.62	9.61 16.62			
4 Stereo Record ADC	1 1 1 1 0 0 0	1 1 1	1.8 2.5	0 0	2.69 2.93	2.12 3.18	0.03 0.04	8.72 15.40	8.72 15.40			
	1 1 0 0 0 0 0	1 1 1	1.8 2.5	0 0	3.65 3.91	2.12 3.17	0.03 0.04	10.45 17.84	10.45 17.84			
	1 1 0 0 0 0 0	0 0 1	1.8 2.5	0 0	5.48 5.76	2.11 3.17	0.03 0.04	13.73 22.45	13.73 22.45			
5 Mono Playback	1 0 1 1 1 1 0	1 1 1	1.8 2.5	1.66 2.03	1.40 1.71	2.35 3.48	0.01 0.02	9.74 18.08	9.74 18.08			
6 Stereo Playback	0 0 1 1 1 1 0	1 1 1	1.8 2.5	2.77 3.21	2.05 2.50	2.35 3.49	0.01 0.02	12.93 23.02	12.93 23.02			
7 Mono Record & Playback PGA in (no MIC) to Mono Out	1 0 1 0 1 0 0	1 1 1	1.8 2.5	1.66 2.03	3.63 4.16	2.73 4.08	0.03 0.05	14.49 25.79	14.49 25.79			
8 Phone Monitor MIC (with bias) in to Mono Out	1 0 1 0 1 0 0	1 0 0	1.8 2.5	1.66 2.03	4.95 5.52	2.75 4.08	0.03 0.05	16.90 29.20	16.90 29.20			
9 Stereo Record & Playback PGA in (no MIC) to Stereo Out	0 0 0 0 0 0 0	1 1 1	1.8 2.5	2.77 3.21	5.59 6.28	2.82 4.19	0.03 0.04	20.18 34.30	20.18 34.30			

24. Unless otherwise noted, test conditions are as follows: All zeros input, slave mode, sample rate = 48 kHz; No load. Digital (VD) and logic (VL) supply current will vary depending on speed mode and master/slave operation.

25. VL current will slightly increase in master mode.

26. RESET pin 25 held LO, all clocks and data lines are held LO.

27. RESET pin 25 held HI, all clocks and data lines are held HI.

## 4. APPLICATIONS

### 4.1 Overview

#### 4.1.1 Architecture

The CS42L51 is a highly integrated, low power, 24-bit audio CODEC comprised of stereo analog-to-digital converters (ADC), and stereo digital-to-analog converters (DAC) designed using multi-bit delta-sigma techniques. The DAC operates at an oversampling ratio of 128Fs and the ADC operates at 64Fs, where Fs is equal to the system sample rate. The different clock rates maximize power savings while maintaining high performance. The CODEC operates in one of four sample rate speed modes: Quarter, Half, Single and Double. It accepts and is capable of generating serial port clocks (SCLK, LRCK) derived from an input Master Clock (MCLK).

#### 4.1.2 Line & MIC Inputs

The analog input portion of the CODEC allows selection from and configuration of multiple combinations of stereo and microphone (MIC) sources. Six line inputs with configuration for two MIC inputs (or one MIC input with common mode rejection), two MIC bias outputs and independent channel control (including a high-pass filter disable function) are available. A Programmable Gain Amplifier (PGA), MIC boost, and Automatic Level Control (ALC), with noise gate settings, provide analog gain and adjustment. Digital volume controls, including gain, boost, attenuation and inversion are also available.

#### 4.1.3 Line & Headphone Outputs

The analog output portion of the D/A includes a headphone amplifier capable of driving headphone and line-level loads. An on-chip charge pump creates a negative headphone supply allowing a full-scale output swing centered around ground. This eliminates the need for large DC-Blocking capacitors and allows the amplifier to deliver more power to headphone loads at lower supply voltages. Eight gain settings for the headphone amplifier are available.

#### 4.1.4 Signal Processing Engine

A signal processing engine is available to process serial input D/A data before output to the DAC. The D/A data has independent volume controls and mixing functions such as mono mixes and left/right channel swaps. A Tone Control provides bass and treble at four selectable corner frequencies. An automatic level control provides limiting capabilities at programmable attack and release rates, maximum thresholds and soft ramping. A 15/50  $\mu$ s de-emphasis filter is also available at a 44.1 kHz sample rate.

#### 4.1.5 Beep Generator

A beep may be generated internally at select frequencies across approximately two octave major scales and configured to occur continuously, periodically or at single time intervals controlled by the user. Volume may be controlled independently.

#### 4.1.6 Device Control (Hardware or Software Mode)

In Software Mode, all functions and features may be controlled via a two-wire I<sup>2</sup>C or three-wire SPI control port interface. In Hardware Mode, a limited feature set may be controlled via stand-alone control pins.

#### 4.1.7 Power Management

Two Software Mode control registers provide independent power-down control of the ADC, DAC, PGA, MIC pre-amp and MIC bias, allowing operation in select applications with minimal power consumption.