



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Low-Power, Stereo CODEC with Headphone and Speaker Amps

Stereo CODEC

- ◆ High Performance Stereo ADC and DAC
 - 99 dB (ADC), 98 dB (DAC) Dyn. Range (A-wtd)
 - -88 dB THD+N
- ◆ Flexible Stereo Analog Input Architecture
 - 4:1 Analog Input MUX
 - Analog Input Mixing
 - Analog Passthrough with Volume Control
 - Analog Programmable Gain Amplifier (PGA)
- ◆ Programmable Automatic Level Control (ALC)
 - Noise Gate for Noise Suppression
 - Programmable Threshold and Attack/Release Rates
- ◆ Dual MIC Inputs
 - Differential or Single-ended
 - +16 dB to +32 dB with 1-dB step Mic Pre-Amplifiers
 - Programmable, Low-noise MIC Bias Levels
- ◆ Digital Signal Processing Engine
 - Bass and Treble Tone Control, De-emphasis
 - Master Vol. and Independent PCM SDIN + ADC SDOUT Mix Volume Control
 - Soft-Ramp and Zero-Cross Transitions
 - Programmable Peak-detect and Limiter
 - Beep Generator w/Full Tone Control


Class D Stereo/Mono Speaker Amplifier

- ◆ No External Filter Required
- ◆ High-power Stereo Output at 10% THD+N
 - 2 x 1.00 W into 8 Ω @ 5.0 V
 - 2 x 550 mW into 8 Ω @ 3.7 V
 - 2 x 230 mW into 8 Ω @ 2.5 V
- ◆ High-power Mono Output at 10% THD+N
 - 1 x 1.90 W into 4 Ω @ 5.0 V
 - 1 x 1.00 W into 4 Ω @ 3.7 V
 - 1 x 350 mW into 4 Ω @ 2.5 V
- ◆ Direct Battery-powered Operation
 - Battery Level Monitoring and Compensation
- ◆ 81% Efficiency at 800 mW
- ◆ Phase-aligned PWM Output Reduces Idle Channel Current
- ◆ Spread Spectrum Modulation
- ◆ Low Quiescent Current

Stereo Headphone Amplifier

- ◆ Ground-centered Outputs
 - No DC-Blocking Capacitors Required
 - Integrated Negative Voltage Regulator
- ◆ High-power Output at -75 dB THD+N
 - 2 x 23 mW Into 16 Ω @ 1.8 V
 - 2 x 44 mW Into 16 Ω @ 2.5 V

(Features continued on page 2)



System Features

- ◆ 12, 24, and 27 MHz Master Clock Support in Addition to Typical Audio Clock Rates
- ◆ High-performance 24-bit Converters
 - Multi-bit Delta-Sigma Architecture
 - Very Low 64Fs Oversampling Clock Reduces Power Consumption
- ◆ Low-power Operation
 - Stereo Analog Passthrough: 10 mW @ 1.8 V
 - Stereo Playback: 14 mW @ 1.8 V
 - Stereo Rec. and Playback: 23 mW @ 1.8 V
- ◆ Variable Power Supplies
 - 1.8 V to 2.5 V Digital and Analog
 - 1.6 V to 5 V Class D Amplifier
 - 1.8 V to 2.5 V Headphone Amplifier
 - 1.8 V to 3.3 V Interface Logic
- ◆ Power-down Management
 - ADC, DAC, CODEC, MIC Pre-Amplifier, PGA, Headphone Amplifier, Speaker Amplifier
- ◆ Analog and Digital Routing/Mixes:
 - Line/Headphone Out = Analog In (ADC Bypassed)
 - Line/Headphone/Speaker Out = ADC + Digital In
 - Digital Out = ADC + Digital In
 - Internal Digital Loopback
 - Mono Mixes
- ◆ Flexible Clocking Options
 - Master or Slave Operation
 - High-impedance Digital Output Option (for easy MUXing between CODEC and other data sources)
 - Quarter-speed Mode - (i.e. allows 8 kHz Fs while maintaining a flat noise floor up to 16 kHz)
 - 4 kHz to 96 kHz Sample Rates
- ◆ I²C™ Control Port Operation
- ◆ Headphone/Speaker Detection Input
- ◆ Pop and Click Suppression

Applications

- ◆ Digital Voice Recorders, Digital Cameras, and Camcorders
- ◆ PDA's
- ◆ Personal Media Players
- ◆ Portable Game Consoles

General Description

The CS42L52 is a highly integrated, low-power stereo CO-DEC with headphone and Class D speaker amplifiers. The CS42L52 offers many features suitable for low-power, portable system applications.

The **ADC input path** allows independent channel control of a number of features. Input summing amplifiers mix and select line-level and/or microphone-level inputs for each channel. The microphone input path includes a selectable programmable-gain pre-amplifier stage and a low-noise MIC bias voltage supply. A PGA is available for line or microphone inputs and provides analog gain with soft-ramp and zero-cross transitions. The ADC also features a digital volume control with soft ramp transitions. A programmable ALC and Noise Gate monitor the input signals and adjust the volume levels appropriately. To conserve power, the ADC may be bypassed while still allowing full analog volume control.

The **DAC output path** includes a digital signal processing engine with various fixed-function controls. Tone Control provides bass and treble adjustment of four selectable corner frequencies. The Digital Mixer provides independent volume control for both the ADC output and PCM input signal paths, as well as a master volume control. Digital Volume controls may be configured to change on soft-ramp transitions while the analog controls can be configured to occur on every zero crossing. The DAC also includes de-emphasis, limiting functions and a BEEP generator, delivering tones selectable across a range of two full octaves.

The **stereo headphone amplifier** is powered from a separate positive supply and the integrated **charge pump** provides a negative supply. This allows a ground-centered, analog output with a wide signal swing and eliminates external DC-blocking capacitors.

The **Class D stereo speaker amplifier** does not require an external filter and provides the high-efficiency amplification required by power-sensitive portable applications. The speaker amplifier may be powered directly from a battery while the internal DC supply monitoring and compensation provides a constant gain level as the battery's voltage decays.

In addition to its many features, the CS42L52 operates from a low-voltage analog and digital core making it ideal for portable systems that require extremely low power consumption in a minimal amount of space.

The CS42L52 is available in a 40-pin QFN package in Commercial (-40 to +85 °C) grade. The CS42L52 Customer Demonstration board is also available for device evaluation and implementation suggestions. Refer to "[Ordering Information](#)" on page 81 for complete ordering information.

TABLE OF CONTENTS

1. PIN DESCRIPTIONS	8
1.1 I/O Pin Characteristics	10
2. TYPICAL CONNECTION DIAGRAM	11
3. CHARACTERISTIC AND SPECIFICATIONS	12
RECOMMENDED OPERATING CONDITIONS	12
ABSOLUTE MAXIMUM RATINGS	12
ANALOG INPUT CHARACTERISTICS	13
ADC DIGITAL FILTER CHARACTERISTICS	14
ANALOG OUTPUT CHARACTERISTICS	15
ANALOG PASSTHROUGH CHARACTERISTICS	16
PWM OUTPUT CHARACTERISTICS	17
HEADPHONE OUTPUT POWER CHARACTERISTICS	18
LINE OUTPUT VOLTAGE LEVEL CHARACTERISTICS	19
COMBINED DAC INTERPOLATION AND ONCHIP ANALOG FILTER RESPONSE	19
SWITCHING SPECIFICATIONS - SERIAL PORT	20
SWITCHING SPECIFICATIONS - I ² C CONTROL PORT	21
DC ELECTRICAL CHARACTERISTICS	22
DIGITAL INTERFACE SPECIFICATIONS AND CHARACTERISTICS	22
POWER CONSUMPTION	23
4. APPLICATIONS	24
4.1 Overview	24
4.1.1 Basic Architecture	24
4.1.2 Line and MIC Inputs	24
4.1.3 Line and Headphone Outputs	24
4.1.4 Speaker Driver Outputs	24
4.1.5 Fixed Function DSP Engine	24
4.1.6 Beep Generator	24
4.1.7 Power Management	24
4.2 Analog Inputs	25
4.2.1 MIC Inputs	26
4.2.2 Automatic Level Control (ALC)	26
4.2.3 Noise Gate	27
4.3 Analog Outputs	28
4.3.1 Beep Generator	29
4.3.2 Limiter	30
4.4 Analog In to Analog Out Passthrough	31
4.4.1 Overriding the ADC Power Down	31
4.4.2 Overriding the PGA Power Down	32
4.5 PWM Outputs	32
4.5.1 Mono Speaker Output Configuration	32
4.5.2 VP Battery Compensation	33
4.5.2.1 Maintaining a Desired Output Level	33
4.6 Serial Port Clocking	33
4.7 Digital Interface Formats	35
4.7.1 DSP Mode	35
4.8 Initialization	36
4.9 Recommended Power-up Sequence	37
4.10 Recommended Power-Down Sequence	37
4.11 Required Initialization Settings	37
4.12 Control Port Operation	38
4.12.1 I ² C Control	38
4.12.2 Memory Address Pointer (MAP)	39

4.12.2.1 Map Increment (INCR)	39
5. REGISTER QUICK REFERENCE	40
6. REGISTER DESCRIPTION	42
6.1 Chip I.D. and Revision Register (Address 01h) (Read Only)	42
6.1.1 Chip I.D. (Read Only)	42
6.1.2 Chip Revision (Read Only)	42
6.2 Power Control 1 (Address 02h)	42
6.2.1 Power Down ADC Charge Pump	42
6.2.2 Power Down PGAx	42
6.2.3 Power Down ADCx	43
6.2.4 Power Down	43
6.3 Power Control 2 (Address 03h)	43
6.3.1 Power Down ADC Override	43
6.3.2 Power Down MICx	43
6.3.3 Power Down MIC Bias	43
6.4 Power Control 3 (Address 04h)	44
6.4.1 Headphone Power Control	44
6.4.2 Speaker Power Control	44
6.5 Clocking Control (Address 05h)	44
6.5.1 Auto-Detect	44
6.5.2 Speed Mode	45
6.5.3 32kHz Sample Rate Group	45
6.5.4 27 MHz Video Clock	45
6.5.5 Internal MCLK/LRCK Ratio	45
6.5.6 MCLK Divide By 2	46
6.6 Interface Control 1 (Address 06h)	46
6.6.1 Master/Slave Mode	46
6.6.2 SCLK Polarity	46
6.6.3 ADC Interface Format	46
6.6.4 DSP Mode	46
6.6.5 DAC Interface Format	47
6.6.6 Audio Word Length	47
6.7 Interface Control 2 (Address 07h)	47
6.7.1 SCLK equals MCLK	47
6.7.2 SDOUT to SDIN Digital Loopback	47
6.7.3 Tri-State Serial Port Interface	48
6.7.4 Speaker/Headphone Switch Invert	48
6.7.5 MIC Bias Level	48
6.8 Input x Select: ADCA and PGAA (Address 08h), ADCB and PGAB (Address 09h)	48
6.8.1 ADC Input Select	48
6.8.2 PGA Input Mapping	49
6.9 Analog and HPF Control (Address 0Ah)	49
6.9.1 ADCx High-Pass Filter	49
6.9.2 ADCx High-Pass Filter Freeze	49
6.9.3 Ch. x Analog Soft Ramp	49
6.9.4 Ch. x Analog Zero Cross	49
6.10 ADC HPF Corner Frequency (Address 0Bh)	50
6.10.1 HPF x Corner Frequency	50
6.11 Misc. ADC Control (Address 0Ch)	50
6.11.1 Analog Front-End Volume Setting B=A	50
6.11.2 Digital MUX	50
6.11.3 Digital Sum	50
6.11.4 Invert ADC Signal Polarity	51
6.11.5 ADC Mute	51

6.12 Playback Control 1 (Address 0Dh)	51
6.12.1 Headphone Analog Gain	51
6.12.2 Playback Volume Setting B=A	51
6.12.3 Invert PCM Signal Polarity	52
6.12.4 Master Playback Mute	52
6.13 Miscellaneous Controls (Address 0Eh)	52
6.13.1 Passthrough Analog	52
6.13.2 Passthrough Mute	52
6.13.3 Freeze Registers	52
6.13.4 HP/Speaker De-emphasis	53
6.13.5 Digital Soft Ramp	53
6.13.6 Digital Zero Cross	53
6.14 Playback Control 2 (Address 0Fh)	54
6.14.1 Headphone Mute	54
6.14.2 Speaker Mute	54
6.14.3 Speaker Volume Setting B=A	54
6.14.4 Speaker Channel Swap	54
6.14.5 Speaker MONO Control	54
6.14.6 Speaker Mute 50/50 Control	54
6.15 MICx Amp Control:MIC A (Address 10h) and MIC B (Address 11h)	55
6.15.1 MIC x Select	55
6.15.2 MICx Configuration	55
6.15.3 MICx Gain	55
6.16 PGAx Vol. and ALCx Transition Ctl.: ALC, PGA A (Address 12h) and ALC, PGA B (Address 13h)	55
6.16.1 ALCx Soft Ramp Disable	55
6.16.2 ALCx Zero Cross Disable	56
6.16.3 PGAx Volume	56
6.17 Passthrough x Volume: PASSAVOL (Address 14h) and PASSBVOL (Address 15h)	57
6.17.1 Passthrough x Volume	57
6.18 ADCx Volume Control: ADCAVOL (Address 16h) and ADCBVOL (Address 17h)	57
6.18.1 ADCx Volume	57
6.19 ADCx Mixer Volume: ADCA (Address 18h) and ADCB (Address 19h)	58
6.19.1 ADC Mixer Channel x Mute	58
6.19.2 ADC Mixer Channel x Volume	58
6.20 PCMx Mixer Volume: PCMA (Address 1Ah) and PCMB (Address 1Bh)	58
6.20.1 PCM Mixer Channel x Mute	58
6.20.2 PCM Mixer Channel x Volume	58
6.21 Beep Frequency and On Time (Address 1Ch)	59
6.21.1 Beep Frequency	59
6.21.2 Beep On Time	60
6.22 Beep Volume and Off Time (Address 1Dh)	60
6.22.1 Beep Off Time	60
6.22.2 Beep Volume	61
6.23 Beep and Tone Configuration (Address 1Eh)	61
6.23.1 Beep Configuration	61
6.23.2 Beep Mix Disable	61
6.23.3 Treble Corner Frequency	62
6.23.4 Bass Corner Frequency	62
6.23.5 Tone Control Enable	62
6.24 Tone Control (Address 1Fh)	62
6.24.1 Treble Gain	62
6.24.2 Bass Gain	63
6.25 Master Volume Control: MSTA (Address 20h) and MSTB (Address 21h)	63

6.25.1 Master Volume Control	63
6.26 Headphone Volume Control: HPA (Address 22h) and HPB (Address 23h)	63
6.26.1 Headphone Volume Control	63
6.27 Speaker Volume Control: SPKA (Address 24h) and SPKB (Address 25h)	64
6.27.1 Speaker Volume Control	64
6.28 ADC and PCM Channel Mixer (Address 26h)	64
6.28.1 PCM Mix Channel Swap	64
6.28.2 ADC Mix Channel Swap	64
6.29 Limiter Control 1, Min/Max Thresholds (Address 27h)	65
6.29.1 Limiter Maximum Threshold	65
6.29.2 Limiter Cushion Threshold	65
6.29.3 Limiter Soft Ramp Disable	65
6.29.4 Limiter Zero Cross Disable	66
6.30 Limiter Control 2, Release Rate (Address 28h)	66
6.30.1 Peak Detect and Limiter	66
6.30.2 Peak Signal Limit All Channels	66
6.30.3 Limiter Release Rate	66
6.31 Limiter Attack Rate (Address 29h)	67
6.31.1 Limiter Attack Rate	67
6.32 ALC Enable and Attack Rate (Address 2Ah)	67
6.32.1 ALCx Enable	67
6.32.2 ALC Attack Rate	67
6.33 ALC Release Rate (Address 2Bh)	68
6.33.1 ALC Release Rate	68
6.34 ALC Threshold (Address 2Ch)	68
6.34.1 ALC Maximum Threshold	68
6.34.2 ALC Minimum Threshold	69
6.35 Noise Gate Control (Address 2Dh)	69
6.35.1 Noise Gate All Channels	69
6.35.2 Noise Gate Enable	69
6.35.3 Noise Gate Threshold and Boost	70
6.35.4 Noise Gate Delay Timing	70
6.36 Status (Address 2Eh) (Read Only)	70
6.36.1 Serial Port Clock Error (Read Only)	70
6.36.2 DSP Engine Overflow (Read Only)	71
6.36.3 PCMX Overflow (Read Only)	71
6.36.4 ADCx Overflow (Read Only)	71
6.37 Battery Compensation (Address 2Fh)	71
6.37.1 Battery Compensation	71
6.37.2 VP Monitor	71
6.37.3 VP Reference	72
6.38 VP Battery Level (Address 30h) (Read Only)	72
6.38.1 VP Voltage Level (Read Only)	72
6.39 Speaker Status (Address 31h) (Read Only)	72
6.39.1 Speaker Current Load Status (Read Only)	72
6.39.2 SPKR/HP Pin Status (Read Only)	73
6.40 Charge Pump Frequency (Address 34h)	73
6.40.1 Charge Pump Frequency	73
7. ANALOG PERFORMANCE PLOTS	74
7.1 Headphone THD+N versus Output Power Plots	74
8. EXAMPLE SYSTEM CLOCK FREQUENCIES	76
8.1 Auto Detect Enabled	76
8.2 Auto Detect Disabled	76
9. PCB LAYOUT CONSIDERATIONS	77

9.1 Power Supply and Grounding	77
9.2 QFN Thermal Pad	77
10. ADC AND DAC DIGITAL FILTERS	78
11. PARAMETER DEFINITIONS	79
12. PACKAGE DIMENSIONS	80
THERMAL CHARACTERISTICS	80
13. ORDERING INFORMATION	81
14. REFERENCES	81
15. REVISION HISTORY	81


LIST OF TABLES

Table 1. MCLK, LRCK Quick Decode	34
--	----

LIST OF FIGURES

Figure 1. Typical Connection Diagram	11
Figure 2. Headphone Output Test Load	18
Figure 3. Serial Audio Interface Timing	20
Figure 4. Control Port Timing - I ² C	21
Figure 5. Analog Input Signal Flow	25
Figure 6. Single-Ended MIC Configuration	26
Figure 7. Differential MIC Configuration	26
Figure 8. ALC	27
Figure 9. Noise Gate Attenuation	27
Figure 10. DSP Engine Signal Flow	28
Figure 11. PWM Output Stage	29
Figure 12. Analog Output Stage	29
Figure 13. Beep Configuration Options	30
Figure 14. Peak Detect and Limiter	31
Figure 15. Battery Compensation	33
Figure 16. I ^S Format	35
Figure 17. Left-Justified Format	35
Figure 18. Right-Justified Format (DAC only)	35
Figure 19. DSP Mode Format)	36
Figure 20. Control Port Timing, I ² C Write	38
Figure 21. Control Port Timing, I ² C Read	39
Figure 22. THD+N vs. Output Power per Channel at 1.8 V (16 Ω load)	74
Figure 23. THD+N vs. Output Power per Channel at 2.5 V (16 Ω load)	74
Figure 24. THD+N vs. Output Power per Channel at 1.8 V (32 Ω load)	75
Figure 25. THD+N vs. Output Power per Channel at 2.5 V (32 Ω load)	75
Figure 26. ADC Passband Ripple	78
Figure 27. ADC Stopband Rejection	78
Figure 28. ADC Transition Band	78
Figure 29. ADC Transition Band (Detail)	78
Figure 30. DAC Passband Ripple	78
Figure 31. DAC Stopband	78
Figure 32. DAC Transition Band	78
Figure 33. DAC Transition Band (Detail)	78

1. PIN DESCRIPTIONS



Pin Name	#	Pin Description
SDA	1	Serial Control Data (Input/Output) - SDA is a data I/O in I ² C Mode.
SCL	2	Serial Control Port Clock (Input) - Serial clock for the serial control port.
AD0	3	Address Bit 0 (Input) - Chip address bit 0.
SPKR_OUTA+	4	
SPKR_OUTA-	6	PWM Speaker Output (Output) - Full-bridge amplified PWM speaker outputs.
SPKR_OUTB+	7	
SPKR_OUTB-	9	
VP	5	Power for PWM Drivers (Input) - Power supply for the PWM output driver stages.
	8	
-VHPFILT	10	Inverting Charge Pump Filter Connection (Output) - Power supply from the inverting charge pump that provides the negative rail for the headphone/line amplifiers.
FLYN	11	Charge Pump Cap Negative Node (Output) - Negative node for the inverting charge pump's flying capacitor.
FLYP	12	Charge Pump Cap Positive Node (Output) - Positive node for the inverting charge pump's flying capacitor.
+VHP	13	Positive Analog Power for Headphone (Input) - Positive voltage rail and power for the internal headphone amplifiers and inverting charge pump.
HP/LINE_OUTB, A	14,15	Headphone/Line Audio Output (Output) - Stereo headphone or line level analog outputs.
VA	16	Analog Power (Input) - Positive power for the internal analog section.

AGND	17	Analog Ground (<i>Input</i>) - Ground reference for the internal analog section.
FILT+	18	Positive Voltage Reference (<i>Output</i>) - Positive reference voltage for the internal sampling circuits.
VQ	19	Quiescent Voltage (<i>Output</i>) - Filter connection for the internal quiescent voltage.
MICBIAS	20	Microphone Bias (<i>Output</i>) - Low noise bias supply for an external microphone. Electrical characteristics are specified in the DC Electrical Characteristics table.
AIN4A,B	21,22	Line-Level Analog Inputs (<i>Input</i>) - Single-ended stereo line-level analog inputs.
AIN3A,B	23,24	
MIC1+,-	21,23	Differential Microphone Inputs (<i>Input</i>) - Differential stereo microphone inputs.
MIC2+,-	22,24	
MIC2A,B	21,22	Single-Ended Microphone Inputs (<i>Input</i>) - Single-ended stereo microphone inputs.
MIC1A,B	23,24	
AIN2A,B	25,26	Line-Level Analog Inputs (<i>Input</i>) - Single-ended stereo line-level analog inputs.
AIN1A,B	29,30	
AFILTA,B	27,28	Anti-alias Filter Connection (<i>Output</i>) - Anti-alias filter connection for the ADC inputs.
SPKR/HP	31	Speaker/Headphone Switch (<i>Input</i>) - Powers down the left and/or right channel of the speaker and/or headphone outputs.
RESET	32	Reset (<i>Input</i>) - The device enters a low power mode when this pin is driven low.
VL	33	Digital Interface Power (<i>Input</i>) - Determines the required signal level for the serial audio interface and host control port.
VD	34	Digital Power (<i>Input</i>) - Positive power for the internal digital section.
DGND	35	Digital Ground (<i>Input</i>) - Ground reference for the internal digital section.
SDOUT	36	Serial Audio Data Output (<i>Output</i>) - Output for two's complement serial audio data.
MCLK	37	Master Clock (<i>Input</i>) - Clock source for the delta-sigma modulators.
SCLK	38	Serial Clock (<i>Input/Output</i>) - Serial clock for the serial audio interface.
SDIN	39	Serial Audio Data Input (<i>Input</i>) - Input for two's complement serial audio data.
LRCK	40	Left Right Clock (<i>Input/Output</i>) - Determines which channel, Left or Right, is currently active on the serial audio data line.
GND/Thermal Pad	-	Ground reference for PWM power FETs and charge pump; thermal relief pad for optimized heat dissipation.

1.1 I/O Pin Characteristics

Input and output levels and associated power supply voltage are shown in the table below. Logic levels should not exceed the corresponding power supply voltage.

Power Supply	Pin Name	I/O	Internal Connections	Driver	Receiver
VL	RESET	Input	-	-	1.65 V - 3.47 V, with Hysteresis
	AD0	Input	-	-	1.65 V - 3.47 V, with Hysteresis
	SCL	Input	-	-	1.65 V - 3.47 V, with Hysteresis
	SDA	Input/Output	-	1.65 V - 3.47 V, CMOS/Open Drain	1.65 V - 3.47 V, with Hysteresis
	MCLK	Input	-	-	1.65 V - 3.47 V
	LRCK	Input/Output	Weak Pullup (~1 MΩ)	1.65 V - 3.47 V, CMOS	1.65 V - 3.47 V
	SCLK	Input/Output	Weak Pullup (~1 MΩ)	1.65 V - 3.47 V, CMOS	1.65 V - 3.47 V
	SDOUT	Output	Weak Pullup (~1 MΩ)	1.65 V - 3.47 V, CMOS	
	SDIN	Input	-	-	1.65 V - 3.47 V
VA	SPKR/HP	Input	-	-	1.65 V - 2.63 V
VP	SPKR_OUTA+	Output	-	1.6 V - 5.25 V Power MOSFET	-
	SPKR_OUTA-	Output	-	1.6 V - 5.25 V Power MOSFET	-
	SPKR_OUTB+	Output	-	1.6 V - 5.25 V Power MOSFET	-
	SPKR_OUTB-	Output	-	1.6 V - 5.25 V Power MOSFET	-

2. TYPICAL CONNECTION DIAGRAM




Figure 1. Typical Connection Diagram

3. CHARACTERISTIC AND SPECIFICATIONS

RECOMMENDED OPERATING CONDITIONS

AGND=DGND=0 V, All voltages with respect to ground.

Parameters	Symbol	Min	Max	Units
DC Power Supply				
Analog	VA	1.65	2.63	V
Headphone Amplifier	+VHP	1.65	2.63	V
Speaker Amplifier	VP	1.60	5.25	V
Digital	VD	1.65	2.63	V
Serial/Control Port Interface	VL	1.65	3.47	V
Ambient Temperature	T _A	-40	+85	°C

ABSOLUTE MAXIMUM RATINGS

AGND = DGND = 0 V; All voltages with respect to ground.

Parameters	Symbol	Min	Max	Units
DC Power Supply	VA, VHP	-0.3	3.0	V
Analog				
Speaker	VP	-0.3	6.0	V
Digital	VD	-0.3	3.0	V
Serial/Control Port Interface	VL	-0.3	4.0	V
Input Current	I _{in}	-	±10	mA
External Voltage Applied to Analog Input	V _{IN}	AGND-0.3	VA+0.3	V
External Voltage Applied to Analog Output	V _{IN}	-VHP - 0.3	+VHP + 0.3	V
External Voltage Applied to Digital Input	V _{IND}	-0.3	VL+ 0.3	V
Ambient Operating Temperature (power applied)	T _A	-50	+115	°C
Storage Temperature	T _{stg}	-65	+150	°C

WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

Notes:

1. Any pin except supplies. Transient currents of up to ±100 mA on the analog input pins will not cause SCR latch-up.
2. The maximum over/under voltage is limited by the input current.

ANALOG INPUT CHARACTERISTICS

Test Conditions (unless otherwise specified): Input sine wave (relative to digital full scale): 1 kHz through passive input filter; All Supplies = VA; $T_A = +25^\circ\text{C}$; Sample Frequency = 48 kHz; Measurement Bandwidth is 20 Hz to 20 kHz unless otherwise specified; ["Required Initialization Settings" on page 37](#) written on power up.

Parameters	VA = 2.5V			VA = 1.8V			Unit		
	Min	Typ	Max	Min	Typ	Max			
Analog In to ADC (PGA bypassed)									
Dynamic Range	A-weighted	93	99	-	90	96	-	dB	
	unweighted	90	96	-	87	93	-	dB	
Total Harmonic Distortion + Noise	-1 dBFS	-	-86	-80	-	-84	-78	dB	
	-20 dBFS	-	-76	-	-	-73	-	dB	
	-60 dBFS	-	-36	-30	-	-33	-27	dB	
Analog In to PGA to ADC									
Dynamic Range	A-weighted	92	96	-	89	95	-	dB	
	unweighted	89	93	-	86	92	-	dB	
PGA Setting: +12 dB	A-weighted	85	91	-	82	88	-	dB	
	unweighted	82	88	-	79	85	-	dB	
Total Harmonic Distortion + Noise	PGA Setting: 0 dB	-1 dBFS	-	-88	-82	-	-86	-80	dB
		-60 dBFS	-	-33	-27	-	-32	-26	dB
	PGA Setting: +12 dB	-1 dBFS	-	-85	-79	-	-83	-77	dB
Analog In to MIC Pre-Amp (+16 dB) to PGA to ADC									
Dynamic Range	A-weighted	-	86	-	-	83	-	dB	
	unweighted	-	83	-	-	80	-	dB	
Total Harmonic Distortion + Noise	PGA Setting: 0 dB	-1 dBFS	-	-76	-	-	-74	-	dB
		-60 dBFS	-	-33	-27	-	-32	-26	dB
Analog In to MIC Pre-Amp (+32 dB) to PGA to ADC									
Dynamic Range	A-weighted	-	76	-	-	74	-	dB	
	unweighted	-	73	-	-	71	-	dB	
Total Harmonic Distortion + Noise	PGA Setting: 0 dB	-2 dBFS	-	-74	-	-	-71	-	dB
		-60 dBFS	-	-33	-27	-	-32	-26	dB
Other Characteristics									
DC Accuracy									
Interchannel Gain Mismatch		-	0.2	-	-	0.2	-	dB	
Gain Drift		-	± 100	-	-	± 100	-	ppm/°C	
Offset Error		SDOUT Code with HPF On	-	352	-	-	352	-	LSB
Input									
Interchannel Isolation		-	90	-	-	90	-	dB	
HP Amp to Analog Input Isolation <i>(Note 3)</i>	$R_L = 10\text{ k}\Omega$	-	100	-	-	100	-	dB	
	$R_L = 16\text{ }\Omega$	-	70	-	-	70	-	dB	
Speaker Amp to Analog Input Isolation									
Full-scale Input Voltage	ADC	0.73•VA	0.769•VA	0.83•VA	0.73•VA	0.769•VA	0.83•VA	Vpp	
	PGA (0 dB)	0.73•VA	0.770•VA	0.83•VA	0.73•VA	0.770•VA	0.83•VA	Vpp	
	PGA (+12 dB)		0.194•VA			0.194•VA		Vpp	
	MIC (+16 dB)		0.115•VA			0.115•VA		Vpp	
	MIC (+32 dB)		0.019•VA			0.019•VA		Vpp	
Input Impedance <i>(Note 4)</i>	ADC	-	20	-	-	20	-	kΩ	
	PGA	-	39	-	-	39	-	kΩ	
	MIC	-	50	-	-	50	-	kΩ	

3. Measured with DAC delivering full-scale output into specified load.

4. Measured between analog input and AGND.

ADC DIGITAL FILTER CHARACTERISTICS

Parameters (Note 5)		Min	Typ	Max	Unit
Passband (Frequency Response)	to -0.1 dB corner	0	-	0.4948	Fs
Passband Ripple		-0.09	-	0.17	dB
Stopband		0.6	-	-	Fs
Stopband Attenuation		33	-	-	dB
Total Group Delay		-	7.6/Fs	-	s
<i>High-Pass Filter Characteristics (48 kHz Fs)</i>					
Frequency Response	-3.0 dB -0.13 dB	-	3.6 24.2	-	Hz Hz
Phase Deviation @ 20 Hz		-	10	-	Deg
Passband Ripple		-	-	0.17	dB
Filter Settling Time		-	$10^5/\text{Fs}$	0	s

5. Response is clock-dependent and will scale with Fs. Note that the response plots ([Figures 26 to 29 on page 78](#)) have been normalized to Fs and can be de-normalized by multiplying the X-axis scale by Fs. HPF parameters are for Fs = 48 kHz.

ANALOG OUTPUT CHARACTERISTICS

Test conditions (unless otherwise specified): Input test signal is a full-scale 997 Hz sine wave; All Supplies = VA; $T_A = +25^{\circ}\text{C}$; Sample Frequency = 48 kHz; Measurement bandwidth is 20 Hz to 20 kHz; Test load $R_L = 10 \text{ k}\Omega$, $C_L = 10 \text{ pF}$ for the line output (see Figure 2); Test load $R_L = 16 \text{ }\Omega$, $C_L = 10 \text{ pF}$ (see Figure 2) for the headphone output; HP_GAIN[2:0] = 011; “[Required Initialization Settings](#)” on page 37 written on power up.

Parameters (Note 6)	VA = 2.5 V			VA = 1.8 V			Unit	
	Min	Typ	Max	Min	Typ	Max		
$R_L = 10 \text{ k}\Omega$								
Dynamic Range								
18- to 24-Bit	A-weighted	92	98	-	89	95	-	dB
	unweighted	89	95	-	86	92	-	dB
16-Bit	A-weighted	-	96	-	-	93	-	dB
	unweighted	-	93	-	-	90	-	dB
Total Harmonic Distortion + Noise								
18- to 24-Bit	0 dB	-	-86	-80	-	-88	-82	dB
	-20 dB	-	-75	-	-	-72	-	dB
	-60 dB	-	-35	-29	-	-32	-26	dB
16-Bit	0 dB	-	-86	-	-	-88	-	dB
	-20 dB	-	-73	-	-	-70	-	dB
	-60 dB	-	-33	-	-	-30	-	dB
$R_L = 16 \text{ }\Omega$								
Dynamic Range								
18- to 24-Bit	A-weighted	92	98	-	89	95	-	dB
	unweighted	89	95	-	86	92	-	dB
16-Bit	A-weighted	-	96	-	-	93	-	dB
	unweighted	-	93	-	-	90	-	dB
Total Harmonic Distortion + Noise								
18- to 24-Bit	0 dB	-	-75	-69	-	-75	-69	dB
	-20 dB	-	-75	-	-	-72	-	dB
	-60 dB	-	-35	-29	-	-32	-26	dB
16-Bit	0 dB	-	-75	-	-	-75	-	dB
	-20 dB	-	-73	-	-	-70	-	dB
	-60 dB	-	-33	-	-	-30	-	dB
Other Characteristics for $R_L = 16 \text{ }\Omega$ or $10 \text{ k}\Omega$								
Output Parameters (Note 7)	Modulation Index (MI)	-	0.6787	-	-	0.6787	-	
	Analog Gain Multiplier (G)	-	0.6047	-	-	0.6047	-	
Full-scale Output Voltage ($2 \cdot G \cdot MI \cdot VA$) (Note 7)	See “ Line Output Voltage Level Characteristics ” on page 19					V _{pp}		
Full-scale Output Power (Note 7)	See “ Headphone Output Power Characteristics ” on page 18							
Interchannel Isolation (1 kHz)	$16 \text{ }\Omega$	-	80	-	-	80	-	dB
	$10 \text{ k}\Omega$	-	95	-	-	93	-	dB
Speaker Amp to HP Amp Isolation	-	80	-	-	80	-	-	dB
Interchannel Gain Mismatch	-	0.1	0.25	-	0.1	0.25	-	dB
Gain Drift	-	± 100	-	-	± 100	-	-	ppm/ $^{\circ}\text{C}$
AC Load Resistance (R_L) (Note 8)	16	-	-	16	-	-	-	Ω
Load Capacitance (C_L) (Note 8)	-	-	150	-	-	150	-	pF

6. One (least-significant bit) LSB of triangular PDF dither is added to data.
7. Full-scale output voltage and power is determined by the gain setting, G, in register “[Headphone Analog Gain](#)” on [page 51](#). High gain settings at certain VA and VHP supply levels may cause clipping when the audio signal approaches full-scale, maximum power output, as shown in [Figures 22 - 25 on page 75](#).

8. See [Figure 2](#). R_L and C_L reflect the recommended minimum resistance and maximum capacitance required for the internal op-amp's stability and signal integrity. In this circuit topology, C_L will effectively move the band-limiting pole of the amp in the output stage. Increasing this value beyond the recommended 150 pF can cause the internal op-amp to become unstable.

ANALOG PASSTHROUGH CHARACTERISTICS

Test Conditions (unless otherwise specified): Input sine wave (relative to full-scale): 1 kHz through passive input filter; PGA and HP/Line Gain = 0 dB; All Supplies = VA; $T_A = +25^\circ\text{C}$; Sample Frequency = 48 kHz; Measurement Bandwidth is 20 Hz to 20 kHz; “Required Initialization Settings” on page 37 written on power up.

Parameters	VA = 2.5 V			VA = 1.8 V				
	Min	Typ	Max	Min	Typ	Max	Unit	
Analog In to HP/Line Amp (ADC is powered down)								
$R_L = 10 \Omega$								
Dynamic Range	A-weighted	-	-96	-	-	-94	-	dB
	unweighted	-	-93	-	-	-91	-	dB
Total Harmonic Distortion + Noise	-1 dBFS	-	-70	-	-	-70	-	dB
	-20 dBFS	-	-73	-	-	-71	-	dB
	-60 dBFS	-	-33	-	-	-31	-	dB
Full-scale Input Voltage		-	0.91•VA	-	-	0.91•VA	-	Vpp
Full-scale Output Voltage		-	0.84•VA	-	-	0.84•VA	-	Vpp
Passband Ripple		-	0/-0.3	-	-	0/-0.3	-	dB
$R_L = 16 \Omega$								
Dynamic Range	A-weighted	-	-96	-	-	-94	-	dB
	unweighted	-	-93	-	-	-91	-	dB
Total Harmonic Distortion + Noise	-1 dBFS	-	-70	-	-	-70	-	dB
	-20 dBFS	-	-73	-	-	-71	-	dB
	-60 dBFS	-	-33	-	-	-31	-	dB
Full-scale Input Voltage		-	0.91•VA	-	-	0.91•VA	-	Vpp
Full-scale Output Voltage		-	0.84•VA	-	-	0.84•VA	-	Vpp
Output Power		-	32	-	-	17	-	mW
Passband Ripple		-	0/-0.3	-	-	0/-0.3	-	dB

PWM OUTPUT CHARACTERISTICS

Test conditions (unless otherwise specified): Input test signal is a full scale 997 Hz signal; MCLK = 12.2880 MHz; Measurement Bandwidth is 20 Hz to 20 kHz; Sample Frequency = 48 kHz; Test load $R_L = 8 \Omega$ for stereo full-bridge, $R_L = 4 \Omega$ for mono parallel full-bridge; $VD = VL = VA = VHP = 1.8$ V; PWM Modulation Index of 0.85; PWM Switch Rate = 384 kHz; “[Required Initialization Settings](#)” on page 37 written on power up. ([Note 9](#))

Parameters (Note 10)	Symbol	Conditions	Min	Typ	Max	Units
VP = 5.0 V						
Power Output per Channel	P_O					
Stereo Full-Bridge		THD+N < 10% THD+N < 1%	-	1.00	-	W_{rms}
Mono Parallel Full-Bridge		THD+N < 10% THD+N < 1%	-	1.90	-	W_{rms}
			-	1.50	-	W_{rms}
Total Harmonic Distortion + Noise	THD+N					
Stereo Full-Bridge		$P_O = 0$ dBFS = 0.8W	-	0.52	-	%
Mono Parallel Full-Bridge		$P_O = -3$ dBFS = 0.75 W $P_O = 0$ dBFS = 1.5 W	-	0.10	-	%
			-	0.50	-	%
Dynamic Range	DR					
Stereo Full-Bridge		$P_O = -60$ dBFS, A-Weighted $P_O = -60$ dBFS, Unweighted	-	91	-	dB
Mono Parallel Full-Bridge		$P_O = -60$ dBFS, A-Weighted $P_O = -60$ dBFS, Unweighted	-	88	-	dB
			-	91	-	dB
			-	88	-	dB
VP = 3.7 V						
Power Output per Channel	P_O					
Stereo Full-Bridge		THD+N < 10% THD+N < 1%	-	0.55	-	W_{rms}
Mono Parallel Full-Bridge		THD+N < 10% THD+N < 1%	-	0.45	-	W_{rms}
			-	1.00	-	W_{rms}
			-	0.84	-	W_{rms}
Total Harmonic Distortion + Noise	THD+N					
Stereo Full-Bridge		$P_O = 0$ dBFS = 0.43 W	-	0.54	-	%
Mono Parallel Full-Bridge		$P_O = -3$ dBFS = 0.41 W $P_O = 0$ dBFS = 0.81 W	-	0.09	-	%
			-	0.45	-	%
Dynamic Range	DR					
Stereo Full-Bridge		$P_O = -60$ dBFS, A-Weighted $P_O = -60$ dBFS, Unweighted	-	91	-	dB
Mono Parallel Full-Bridge		$P_O = -60$ dBFS, A-Weighted $P_O = -60$ dBFS, Unweighted	-	88	-	dB
			-	95	-	dB
			-	92	-	dB
VP = 2.5 V						
Power Output per Channel	P_O					
Stereo Full-Bridge		THD+N < 10% THD+N < 1%	-	0.23	-	W_{rms}
Mono Parallel Full-Bridge		THD+N < 10% THD+N < 1%	-	0.19	-	W_{rms}
			-	0.44	-	W_{rms}
			-	0.35	-	W_{rms}
Total Harmonic Distortion + Noise	THD+N					
Stereo Full-Bridge		$P_O = 0$ dBFS = 0.18 W	-	0.50	-	%
Mono Parallel Full-Bridge		$P_O = -3$ dBFS = 0.17 W $P_O = 0$ dBFS = 0.35 W	-	0.08	-	%
			-	0.43	-	%
Dynamic Range	DR					
Stereo Full-Bridge		$P_O = -60$ dBFS, A-Weighted $P_O = -60$ dBFS, Unweighted	-	91	-	dB
Mono Parallel Full-Bridge		$P_O = -60$ dBFS, A-Weighted $P_O = -60$ dBFS, Unweighted	-	88	-	dB
			-	94	-	dB
			-	91	-	dB
MOSFET On Resistance	$R_{DS(ON)}$	VP = 5.0V, $I_d = 0.5$ A	-	600	-	$m\Omega$



Parameters (Note 10)	Symbol	Conditions	Min	Typ	Max	Units
MOSFET On Resistance	$R_{DS(ON)}$	$V_P = 3.7V, I_d = 0.5A$	-	640	-	$m\Omega$
MOSFET On Resistance	$R_{DS(ON)}$	$V_P = 2.5V, I_d = 0.5A$	-	760	-	$m\Omega$
Efficiency	η	$V_P = 5.0 V, P_O = 2 \times 0.8 W, R_L = 8 \Omega$	-	81	-	%
Output Operating Peak Current	I_{OPC}		-	-	1.5	A
VP Input Current During Reset	I_{VP}	RESET, pin 32, is held low	-	0.8	5.0	μA

9. The PWM driver should be used in captive speaker systems only.

10. Optimal PWM performance is achieved when MCLK > 12 MHz.

HEADPHONE OUTPUT POWER CHARACTERISTICS

Test conditions (unless otherwise specified): Input test signal is a full-scale 997 Hz sine wave; Sample Frequency = 48 kHz; Measurement Bandwidth is 20 Hz to 20 kHz; Test load $R_L = 16 \Omega$, $C_L = 10 \text{ pF}$ (see [Figure 2](#)); “Required Initialization Settings” on page 37 written on power up.

Parameters			VA = 2.5V			VA = 1.8V			Unit	
			Min	Typ	Max	Min	Typ	Max		
AOUTx Power Into $R_L = 16 \Omega$										
HP_GAIN[2:0]	Analog Gain (G)	VHP								
		0.3959	1.8 V	-	14	-	-	7	-	mW_{rms}
			2.5 V	-	14	-	-	7	-	mW_{rms}
001	0.4571	1.8 V	-	19	-	-	10	-		mW_{rms}
		2.5 V	-	19	-	-	10	-		mW_{rms}
010	0.5111	1.8 V	-	23	-	-	12	-		mW_{rms}
		2.5 V	-	23	-	-	12	-		mW_{rms}
011 (default)	0.6047	1.8 V		(Note 11)			-	17	-	mW_{rms}
		2.5 V	-	32	-	-	17	-		mW_{rms}
100	0.7099	1.8 V		(Note 11)			-	23	-	mW_{rms}
		2.5 V	-	44	-	-	23	-		mW_{rms}
101	0.8399	1.8 V					(Note 7), Figure 22 on page 74			mW_{rms}
		2.5 V					-	32	-	mW_{rms}
110	1.0000	1.8 V		(Note 7, 11) See Figures 22 and 23 on page 74						mW_{rms}
		2.5 V			mW_{rms}					
111	1.1430	1.8 V			mW_{rms}					
		2.5 V			mW_{rms}					

11. VHP settings lower than VA reduces the headroom of the headphone amplifier. As a result, the DAC may not achieve the full THD+N performance at full-scale output voltage and power.




Figure 2. Headphone Output Test Load

LINE OUTPUT VOLTAGE LEVEL CHARACTERISTICS

Test conditions (unless otherwise specified): Input test signal is a full-scale 997 Hz sine wave; measurement bandwidth is 20 Hz to 20 kHz; Sample Frequency = 48 kHz; Test load $R_L = 10 \text{ k}\Omega$, $C_L = 10 \text{ pF}$ (see [Figure 2](#)); “Required Initialization Settings” on [page 37](#) written on power up.

Parameters			$VA = 2.5\text{V}$			$VA = 1.8\text{V}$			Unit		
			Min	Typ	Max	Min	Typ	Max			
<i>AOUTx Voltage Into $R_L = 10 \text{ k}\Omega$</i>											
HP_GAIN[2:0]	Analog Gain (G)	VHP									
			0.3959	1.8 V	-	1.34	-	-	V_{pp}		
000			2.5 V	-	1.34	-	-	0.97	V_{pp}		
			0.4571	1.8 V	-	1.55	-	-	V_{pp}		
			2.5 V	-	1.55	-	-	1.12	V_{pp}		
001			0.5111	1.8 V	-	1.73	-	-	V_{pp}		
			2.5 V	-	1.73	-	-	1.25	V_{pp}		
010	0.6047	VHP	1.8 V	-	2.05	-	1.41	1.48	V_{pp}		
			2.5 V	1.95	2.05	2.15	-	1.48	V_{pp}		
011 (default)			0.7099	1.8 V	-	2.41	-	-	V_{pp}		
			2.5 V	-	2.41	-	-	1.73	V_{pp}		
100	0.8399	VHP	1.8 V	-	2.85	-	-	2.05	V_{pp}		
			2.5 V	-	2.85	-	-	2.05	V_{pp}		
101	1.0000	VHP	1.8 V	-	3.39	-	-	2.44	V_{pp}		
			2.5 V	-	3.39	-	-	2.44	V_{pp}		
110	1.1430	VHP	1.8 V	(See (Note 11))			-	2.79	V_{pp}		
			2.5 V	-	3.88	-	-	2.79	V_{pp}		

COMBINED DAC INTERPOLATION AND ONCHIP ANALOG FILTER RESPONSE

Parameters (Note 12)	Min	Typ	Max	Unit
Frequency Response 10 Hz to 20 kHz	-0.01	-	+0.08	dB
Passband	0	-	0.4780	Fs
	0	-	0.4996	Fs
StopBand	0.5465	-	-	Fs
StopBand Attenuation (Note 13)	50	-	-	dB
Group Delay	-	9/Fs	-	s
De-emphasis Error	Fs = 32 kHz	-	+1.5/+0	dB
	Fs = 44.1 kHz	-	+0.05/-0.25	dB
	Fs = 48 kHz	-	-0.2/-0.4	dB

12. Response is clock dependent and scales with Fs. Note that the response plots ([Figures 30 and 33 on page 78](#)) have been normalized to Fs and can be de-normalized by multiplying the X-axis scale by Fs.

13. Measurement Bandwidth is from Stopband to 3 Fs.

SWITCHING SPECIFICATIONS - SERIAL PORT

Inputs: Logic 0 = DGND, Logic 1 = VL, SDOUT C_{LOAD} = 15 pF.

Parameters	Symbol	Min	Max	Units
RESET pin Low Pulse Width (Note 14)		1	-	ms
MCLK Frequency (Note 15)		(See "Serial Port Clocking" on page 33)		MHz
MCLK Duty Cycle		45	55	%
Slave Mode				
Input Sample Rate (LRCK)	F _s	(See "Serial Port Clocking" on page 33)		kHz
LRCK Duty Cycle		45	55	%
SCLK Frequency	1/t _P	-	64•F _s	Hz
SCLK Duty Cycle		45	55	%
LRCK Setup Time Before SCLK Rising Edge	t _s (LK-SK)	40	-	ns
LRCK Edge to SDOUT MSB Output Delay	t _d (MSB)	-	52	ns
SDOUT Setup Time Before SCLK Rising Edge	t _s (SDO-SK)	20	-	ns
SDOUT Hold Time After SCLK Rising Edge	t _h (SK-SDO)	30	-	ns
SDIN Setup Time Before SCLK Rising Edge	t _s (SD-SK)	20	-	ns
SDIN Hold Time After SCLK Rising Edge	t _h	20	-	ns
Master Mode				
Output Sample Rate (LRCK)	All Speed Modes	F _s	(See "Serial Port Clocking" on page 33)	Hz
LRCK Duty Cycle		45	55	%
SCLK Frequency	SCLK=MCLK mode MCLK=12.0000 MHz all other modes	1/t _P 1/t _P 1/t _P	- - -	12.0000 68•F _s 64•F _s MHz Hz Hz
SCLK Duty Cycle		45	55	%
LRCK Edge to SDOUT MSB Output Delay	t _d (MSB)	-	52	ns
SDOUT Setup Time Before SCLK Rising Edge	t _s (SDO-SK)	20	-	ns
SDOUT Hold Time After SCLK Rising Edge	t _h (SK-SDO)	30	-	ns
SDIN Setup Time Before SCLK Rising Edge	t _s (SD-SK)	20	-	ns
SDIN Hold Time After SCLK Rising Edge	t _h	20	-	ns

14. After powering up the CS42L52, RESET should be held low after the power supplies and clocks are settled.

15. See "Example System Clock Frequencies" on page 76 for typical MCLK frequencies.




Figure 3. Serial Audio Interface Timing

SWITCHING SPECIFICATIONS - I²C CONTROL PORT

Inputs: Logic 0 = DGND, Logic 1 = VL, SDA C_L = 30 pF.

Parameters	Symbol	Min	Max	Unit
SCL Clock Frequency	f _{scl}	-	100	kHz
RESET Rising Edge to Start	t _{irs}	550	-	ns
Bus Free Time Between Transmissions	t _{buf}	4.7	-	μs
Start Condition Hold Time (prior to first clock pulse)	t _{hdst}	4.0	-	μs
Clock Low time	t _{low}	4.7	-	μs
Clock High Time	t _{high}	4.0	-	μs
Setup Time for Repeated Start Condition	t _{sust}	4.7	-	μs
SDA Hold Time from SCL Falling	(Note 16) t _{hdd}	0	-	μs
SDA Setup time to SCL Rising	t _{sud}	250	-	ns
Rise Time of SCL and SDA	t _{rc}	-	1	μs
Fall Time SCL and SDA	t _{fc}	-	300	ns
Setup Time for Stop Condition	t _{susp}	4.7	-	μs
Acknowledge Delay from SCL Falling	t _{ack}	300	1000	ns

16. Data must be held for sufficient time to bridge the transition time, t_{fc}, of SCL.




Figure 4. Control Port Timing - I²C

DC ELECTRICAL CHARACTERISTICS

AGND = 0 V; All voltages with respect to ground.

Parameters	Min	Typ	Max	Units
VQ Characteristics				
Nominal Voltage	-	0.5•VA	-	V
Output Impedance	-	23	-	kΩ
DC Current Source/Sink	-	-	1	μA
MIC BIAS Characteristics				
Nominal Voltage	BIASLVL[2:0] = 000	-	0.5•VA	-
	BIASLVL[2:0] = 001	-	0.6•VA	-
	BIASLVL[2:0] = 010	-	0.7•VA	-
	BIASLVL[2:0] = 011	-	0.8•VA	-
	BIASLVL[2:0] = 100	-	0.83•VA	-
	BIASLVL[2:0] = 101	-	0.91•VA	-
DC Output Current	-	-	1	mA
Power Supply Rejection Ratio (PSRR)	1 kHz	-	50	dB
Power Supply Rejection Ratio Characteristics				
PSRR @1 kHz (Note 17)	PGA to ADC	-	44	-
	ADC	-	60	-
	DAC (HP and Line Amps)	-	60	-
PSRR @60 Hz (Note 17)	PGA to ADC (Note 18)	-	22	-
	ADC	-	42	-
	DAC (HP and Line Amps)	-	60	-
PSRR @217 Hz	Full-Bridge PWM Outputs	-	56	-

17. Valid with the recommended capacitor values on FILT+ and VQ. Increasing the capacitance will also increase the PSRR.
18. The PGA is biased with VQ, created from a resistor divider from the VA supply. Increasing the capacitance on VQ will also increase the PSRR at low frequencies. A 10 μF capacitor on VQ improves the PSRR to 42 dB.

DIGITAL INTERFACE SPECIFICATIONS AND CHARACTERISTICS

Parameters (Note 19)	Symbol	Min	Max	Units
Input Leakage Current	I _{in}	-	±10	μA
Input Capacitance		-	10	pF
1.8 V - 3.3 V Logic				
High-Level Output Voltage (I _{OH} = -100 μA)	V _{OH}	VL - 0.2	-	V
Low-Level Output Voltage (I _{OL} = 100 μA)	V _{OL}	-	0.2	V
High-Level Input Voltage	V _{IH}	VL = 1.65 V	0.85•VL	-
VL = 1.8 V		0.77•VL	-	V
VL = 2.0 V		0.68•VL	-	V
VL > 2.0 V		0.65•VL	-	V
Low-Level Input Voltage	V _{IL}	-	0.30•VL	V

19. See "I/O Pin Characteristics" on page 10 for serial and control port power rails.

POWER CONSUMPTION See [\(Note 20\)](#).

	Operation	Power Ctl. Registers						V	Typical Current (mA)					Total Power (mW _{rms})	
		02h	03h	04h	PDN_PGAB PDN_PGAA	PDN_ADCB PDN_ADCA	PDN_MICB PDN_MICA	PDN_MICBIAS PDN_MICB[1:0]	PDN_HPB[1:0] PDN_HPA[1:0]	PDN_SPKB[1:0] PDN_SPKA[1:0]	i _{VHP}	i _{VA}	i _{VD}	i _{VL} VL=3.3V (Note 23)	i _{VP} VP=3.7V
		PDN_PDN PDN_PDN	PDN_PDN PDN_PDN	PDN_PDN PDN_PDN											
1	Off (Note 21)	x x x x x	x x x	x x x x x					1.8 2.5	0.00 0.00	0.00 0.00	0.00	0.00	0.00	0.00 0.00
2	Standby (Note 22)	x x x x 1	x x x	x x x x x					1.8 2.5	0.00 0.00	0.00 0.00	0.01 0.02	0.00	0.00	0.02 0.05
3	Mono Record ADC	1 1 1 0 0	1 1 1	11 11 11 11					1.8 2.5	0.00 0.00	1.67 1.87	2.32 3.72	0.03	0.00	7.24 14.05
	PGA to ADC	1 0 1 0 0	1 1 1	11 11 11 11					1.8 2.5	0.00 0.00	2.1 2.3	2.31 3.72	0.03	0.00	7.99 15.13
	MIC to PGA to ADC (with Bias)	1 0 1 0 0	1 0 0	11 11 11 11					1.8 2.5	0.00 0.00	3.48 3.71	2.32 3.72	0.03	0.00	10.49 18.65
	MIC to PGA to ADC (no Bias)	1 0 1 0 0	1 0 1	11 11 11 11					1.8 2.5	0.00 0.00	3.15 3.37	2.32 3.73	0.03	0.00	9.90 17.83
4	Stereo Record ADC	1 1 0 0 0	1 1 1	11 11 11 11					1.8 2.5	0.00 0.00	2.31 2.53	2.37 3.82	0.03	0.00	8.48 15.95
	PGA to ADC	0 0 0 0 0	1 1 1	11 11 11 11					1.8 2.5	0.00 0.00	3.18 3.42	2.37 3.81	0.03	0.00	10.04 18.15
	MIC to PGA to ADC (no Bias)	0 0 0 0 0	0 0 1	11 11 11 11					1.8 2.5	0.00 0.00	5.32 5.57	2.37 3.81	0.03	0.00	13.90 23.53
	Mono Playback to Headphone	1 1 1 1 0	1 1 1	10 11 11 11					1.8 2.5	1.59 2.07	1.99 2.62	2.72 4.27	0.01	0.00	11.36 22.43
6	Mono Playback to Speaker	1 1 1 1 0	1 1 1	11 11 10 10					1.8 2.5	0.00 0.00	0.20 0.22	4.42 6.77	0.01	1.00	12.05 21.21
7	Stereo Playback to Headphone	1 1 1 1 0	1 1 1	10 10 11 11					1.8 2.5	2.77 3.27	2.00 2.63	2.91 4.28	0.01	0.00	13.84 25.48
8	Stereo Playback to Speaker	1 1 1 1 0	1 1 1	11 11 10 10					1.8 2.5	0.00 0.00	0.20 0.22	4.38 6.80	0.01	1.00	11.98 21.28
9	Stereo Passthrough to Headphone	1 1 1 1 0	1 1 1	10 10 11 11					1.8 2.5	2.79 3.18	1.91 2.14	1.06 1.81	0.01	0.00	10.39 17.85
10	Mono Record and Playback PGA in (no MIC) to Mono HP	1 0 1 0 0	1 1 1	11 10 11 11					1.8 2.5	1.77 2.13	3.95 4.77	4.28 6.63	0.03	0.00	18.05 33.90
11	Phone Monitor MIC (w/bias) in to Mono Out	1 0 1 0 0	1 0 0	11 10 11 11					1.8 2.5	1.76 2.15	5.33 6.19	4.28 6.69	0.03	0.00	20.52 37.65
12	Stereo Record and Playback PGA in (no MIC) to St. HP Out	0 0 0 0 0	1 1 1	10 10 11 11					1.8 2.5	2.76 3.21	5.05 5.90	4.64 7.17	0.03	0.00	22.46 40.78
13	Stereo Rec. and Full Playback PGA (no MIC) to St. HP and SPK	0 0 0 0 0	1 1 1	10 10 10 10					1.8 2.5	3.49 3.95	5.24 6.10	7.20 10.46	0.03	1.00	32.47 55.07

20. Unless otherwise noted, test conditions are as follows: All zeros input, slave mode, sample rate = 48 kHz; No load. Digital (VD) and logic (VL) supply current will vary depending on speed mode and master/slave operation. ["Required Initialization Settings"](#) on page 37 written on power up.

21. RESET pin 25 held LO, all clocks and data lines are held LO.

22. RESET pin 25 held HI, all clocks and data lines are held HI.

23. VL current will slightly increase in master mode.

4. APPLICATIONS

4.1 Overview

4.1.1 Basic Architecture

The CS42L52 is a highly integrated, low-power, 24-bit audio CODEC comprised of a stereo analog-to-digital converter (ADC), a stereo digital-to-analog converter (DAC), a digital PWM modulator and two full-bridge power back-ends. The ADC and DAC are designed using multibit delta-sigma techniques - the DAC operates at an oversampling ratio of 128Fs and the ADC operates at 64Fs, where Fs is equal to the system sample rate.

The different clock rates maximize power savings while maintaining high performance. The PWM modulator operates at a fixed frequency of 384 kHz. The power FETs are configured for either stereo full-bridge or mono parallel full-bridge output. The CODEC operates in one of four sample rate speed modes: Quarter, Half, Single, and Double. It accepts and is capable of generating serial port clocks (SCLK, LRCK) derived from an input Master Clock (MCLK).

4.1.2 Line and MIC Inputs

The analog input portion of the CODEC allows selection from and configuration of multiple combinations of stereo and microphone (MIC) sources. Eight line inputs with an option for two balanced MIC inputs, a MIC bias output, and a Programmable Gain Amplifier (PGA) comprise the analog front-end.

4.1.3 Line and Headphone Outputs

The analog output portion of the CODEC includes a headphone amplifier capable of driving headphone and line-level loads. An on-chip charge pump creates a negative headphone supply allowing a full-scale output swing centered around ground. This eliminates the need for large DC-Blocking capacitors and allows the amplifier to deliver more power to headphone loads at lower supply voltages.

4.1.4 Speaker Driver Outputs

The Class D power amplifiers drive 8 ohm (stereo) and 4 ohm (mono) speakers directly, without the need for an external filter. The power MOSFETS are powered directly from a battery eliminating the efficiency loss associated with an external regulator. Battery level monitoring and compensation maintains a steady output as battery levels fall. **NOTE:** The CS42L52 should only be used in captive speaker systems where the outputs are permanently tied to the speaker terminals.

4.1.5 Fixed Function DSP Engine

The fixed-function digital signal processing engine processes both the PCM serial input data and ADC output data, allowing a mix between the two. Independent volume control, left/right channel swaps, mono mixes, tone control, and limiting functions also comprise the DSP engine.

4.1.6 Beep Generator

The beep generator delivers tones at select frequencies across approximately two octave major scales. With independent volume control, beeps may be configured to occur continuously, periodically, or at single time intervals.

4.1.7 Power Management

Three control registers provide independent power-down control of the ADC, DAC, PGA, MIC pre-amp, MIC bias, Headphone, and Speaker outputs, allowing operation in select applications with minimal power consumption.

4.2 Analog Inputs




Figure 5. Analog Input Signal Flow

Referenced Control	Register Location
Analog Front End	
PDN_PGAx	"Power Down PGAx" on page 42
PGAxVOL[5:0]	"PGAx Volume" on page 56
ADCB=A	"Analog Front-End Volume Setting B=A" on page 50
ANLGSTFx	"Ch. x Analog Soft Ramp" on page 49
ANLGZCx	"Ch. x Analog Zero Cross" on page 49
ADCxSEL[2:0]	"ADC Input Select" on page 48
PGAxSEL5,4,3,2,1	"PGA Input Mapping" on page 49
BIAVLVL[2:0]	"MIC Bias Level" on page 48
PDN_BIAS	"Power Down MIC Bias" on page 43
PDN_ADCx	"Power Down ADCx" on page 43
PDN_CHRG	"Power Down ADC Charge Pump" on page 42
INV_ADCx	"Invert ADC Signal Polarity" on page 51
HPFRZx	"ADCx High-Pass Filter Freeze" on page 49
HPFx	"ADCx High-Pass Filter" on page 49
HPF_CF[1:0]	"HPF x Corner Frequency" on page 50
ADCxOVFL	"ADCx Overflow (Read Only)" on page 71
Digital Volume	
ADCxMUTE	"ADC Mute" on page 51
ADCxVOL	"ADCx Volume" on page 57
ALCx	"ALCx Enable" on page 67
ALCxSRDIS	"ALCx Soft Ramp Disable" on page 55
ALCxZCDIS	"ALCx Zero Cross Disable" on page 56
ALCARATE[5:0]	"ALC Attack Rate" on page 67
ALCRRATE[5:0]	"ALC Release Rate" on page 68
MAX[2:0]	"ALC Maximum Threshold" on page 68
MIN[2:0]	"ALC Minimum Threshold" on page 69
NGALL	"Noise Gate All Channels" on page 69
NG	"Noise Gate Enable" on page 69
THRESH[3:0]	"Noise Gate Threshold and Boost" on page 70
NGDELAY[1:0]	"Noise Gate Delay Timing" on page 70
Miscellaneous	
DIGSUM[1:0]	"Digital Sum" on page 50
DIGMUX	"Digital MUX" on page 50