



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Ultralow Power Mobile Audio and Telephony CODEC

Product Overview

- ◆ Stereo analog-to-digital converter (ADC)
- ◆ Dual analog or digital mic support
- ◆ Dual mic bias generators
- ◆ Four digital-to-analog converters (DACs) coupled to five outputs
 - Ground-centered stereo headphone amp.
 - Ground-centered stereo line output
 - Mono ear speaker amplifier
 - Mono 1-W speakerphone amplifier
 - Mono speakerphone line output for stereo speakerphone expansion
- ◆ Three serial ports with asynchronous sample rate converters
- ◆ Digital audio mixing and routing

Ultralow Power Consumption


- ◆ 3.8-mW quiescent headphone playback

Applications

- ◆ Smart phones, ultramobile PCs, and mobile Internet devices

System Features

- ◆ Native (no PLL required) support for 6/12/24 MHz, 13/26 MHz, and 19.2/38.4 MHz master clock rates and typical audio clock rates
 - ◆ Integrated high-efficiency power management reduces power consumption
 - Internal LDO regulator to reduce internal digital operating voltage to $V_L/2$ V
 - Step-down charge pump provides low headphone/line out supply voltage
 - Inverting charge pump accommodates low system voltage by providing negative rail for HP and line amplifier
 - ◆ Flexible speakerphone amplifier powering
 - 3.00–5.25 V range
 - Independent cycling
 - ◆ Power-down management
 - Individual controls for ADCs, digital mic interface, mic bias generators, serial ports, and output amplifiers and associated DACs
 - ◆ Programmable thermal overload notification
 - ◆ High-speed I²C™ control port (400 kHz)
- (Features continued on [page 2](#))



Stereo Analog-to-Digital Features

- ◆ 91-dB dynamic range (A-weighted)
- ◆ -85 dB THD+N
- ◆ Independent ADC channel control
- ◆ 2:1 stereo analog input MUX
- ◆ Stereo line input: Shared pseudodifferential reference input
- ◆ Dual analog mic inputs
 - Pseudodifferential or single-ended
 - Two, independent, programmable, low-noise mic bias outputs
 - Mic short detect to support headset button
- ◆ Analog programmable gain amplifier (PGA) (+12 to -6 dB in 0.5 dB steps)
- ◆ +10 dB or +20 dB analog mic boost in addition to PGA gain settings
- ◆ Programmable automatic level control (ALC)
 - Noise gate for noise suppression
 - Programmable threshold and attack/release rates

Dual Digital Microphone Interface

- ◆ Programmable clock rate: Integer divide by 2 or 4 of internal MCLK

Stereo DAC to Headphone Amplifier

- ◆ 94-dB dynamic range (A-weighted)
- ◆ -81 dB THD+N into 32 Ω
- ◆ Integrated step-down/inverting charge pump
- ◆ Class H amplifier, automatic supply adjustment
 - High efficiency
 - Low EMI
- ◆ Pseudodifferential ground-centered outputs
- ◆ High HP power output at -70/-81 dB THD+N
 - 2 x 16/8.1 mW into 16/32 Ω @ 1.8 V
- ◆ Pop and click suppression
- ◆ Analog volume control (+12 to -50 dB in 1 dB steps; to -76 dB in 2 dB steps) with zero-cross transitions
- ◆ Digital volume control (+12 to -102 dB in 0.5 dB steps) with soft-ramp transitions
- ◆ Programmable peak-detect and limiter

Stereo DAC to Line Outputs

- ◆ 97 dB dynamic range (A-weighted)
- ◆ -86 dB THD+N
- ◆ Class-H amplifier
- ◆ Pseudodifferential ground-centered outputs
- ◆ 1- V_{RMS} line output @ 1.8 V
- ◆ Pop and click suppression
- ◆ Analog volume control (+12 to -50 dB in 1 dB

steps; to -76 dB in 2 dB steps) with zero-cross transitions

- ◆ Digital volume control (+12 to -102 dB in 0.5 dB steps) with soft-ramp transitions
- ◆ Programmable peak-detect and limiter

Mono DAC to Ear Speaker Amplifier

- ◆ High-power output at -70 dB (0.032%) THD+N: 45 mW into 16 Ω @ 1.8 V
- ◆ Pop and click suppression
- ◆ Digital volume control (+12 to -102 dB in 0.5 dB steps) with soft-ramp transitions
- ◆ Programmable peak-detect and limiter

Mono DAC to Speakerphone Amplifier

- ◆ High output power at $\leq 1\%$ THD+N: 1.06/0.76/0.59 W into 8 Ω @ 5.0/4.2/3.7 V
- ◆ Direct battery-powered operation
- ◆ Pop and click suppression
- ◆ Digital volume control (+12 to -102 dB in 0.5 dB steps) with soft-ramp transitions
- ◆ Programmable peak-detect and limiter

Mono DAC-to-Speakerphone Line Output

- ◆ 84 dB dynamic range (A-weighted)
- ◆ -65 dB THD+N
- ◆ High voltage (2 V_{RMS} @ $V_A = 1.8$ V, $V_P = 3.7$ V) line output to ensure maximum output from a wide variety of external amplifiers
- ◆ Pop and click suppression
- ◆ Digital volume control (+12 to -102 dB in 0.5 dB steps) with soft-ramp transitions
- ◆ Programmable peak-detect and limiter

Serial Ports

- ◆ Three independent serial ports: auxiliary serial port (XSP), audio serial port (ASP), and voice serial port (VSP)
- ◆ 8.00, 11.025, 12.00, 16.00, 22.05, 24.00, 32.00, 44.10, and 48.00 kHz sample rates
- ◆ All ports support master or slave operation with I²S interface
- ◆ XSP and VSP support slave operation with PCM interface
- ◆ XSP and ASP are stereo-input/stereo-output to/from digital mixer
- ◆ VSP is mono-input/stereo-output to/from digital mixer
- ◆ Integrated asynchronous sample rate converters

General Description

The CS42L73 is a highly integrated, low-power, audio and telephony CODEC for portable applications such as smartphones and ultramobile personal computers.

The CS42L73 features a **flexible clocking architecture**, allowing the device to use reference clock frequencies of 6, 12, 24, 13, 26, 19.2, or 38.4 MHz, or any standard audio master clock. As many as two reference/master clock sources may be connected; either one can be selected to drive the internal clocks and processing rate of the CS42L73. Thus, multiple master clock sources within a system can be dynamically activated and deactivated to minimize system-level power consumption.

Three asynchronous bidirectional serial ports (auxiliary, audio, and voice serial ports (XSP, ASP, and VSP, respectively) support multiple clock domains of various digital audio sources or destinations. Three low-latency, fast-locking, integrated **high-performance asynchronous sample rate converters** synchronize and convert the audio samples to the internal processing rate of the CS42L73.

A stereo line input or two mono (one stereo) mic inputs are routed to a **stereo ADC**. The mic inputs may be selectively preamplified by +10 or +20 dB. Two independent, low-noise mic bias voltage supplies are also provided. A PGA is applied to the inputs before they reach the ADC.

The **stereo input path** that follows the stereo ADC begins with a multiplexer to selectively choose data from a **digital mic interface**. Following the multiplexer, the data is decimated, selectively DC high-pass filtered, channel-swapped or mono-to-stereo routed (fanned-out), and volume adjusted or muted. The volume levels can be automatically adjusted via a programmable ALC and noise gate.

A **digital mixer** is used to mix and route the CS42L73's inputs (analog inputs to ADC, digital mic, or serial ports) to outputs (DAC-fed amplifiers or serial ports). There is independent attenuation on each mixer input for each output.

The processing along the **output paths** from the digital mixer to the **two stereo DACs** includes volume adjustment and mute control. A peak-detector can be used to automatically adjust the volume levels via a programmable limiter.

The first stereo DAC feeds the **stereo headphone and line output amplifiers**, which are powered from a dedicated positive supply. An integrated **charge pump** provides a negative supply. This allows a ground-centered analog output with a wide signal swing, and eliminates external DC-blocking capacitors while reducing pops and clicks. Tri-level Class H amplification is used to reduce power consumption under low-signal-level conditions. Analog volume controls are provided on the stereo headphone and line outputs.

The second stereo DAC feeds several mono outputs. The left channel of the DAC sources a **mono, differential-drive, speakerphone amplifier** for driving the handset speakerphone. The right channel sources a **mono, differential-drive, earphone amplifier** for driving the handset earphone. The right channel is also routed to a **mono, differential-drive, speakerphone line output**, which may be connected to an external amplifier to implement a stereo speakerphone configuration when it is used in conjunction with the integrated speakerphone amplifier.

The CS42L73 implements **robust power management** to achieve ultralow power consumption. High granularity in power-down controls allows individual functional blocks to be powered down when unused. The internal low-dropout regulator (LDO) saves power by running the internal digital circuits at half the logic interface supply voltage (VL/2).

A high-speed **I²C control port** interface capable of up to 400 kHz operation facilitates register programming.

The CS42L73 is available in space-saving 64-ball WLCSP and 65-ball FBGA packages for the commercial (-40° to +85° C) grade.

TABLE OF CONTENTS

1. PACKAGE PIN/BALL ASSIGNMENTS AND CONFIGURATIONS	12
1.1 64-Ball Wafer-Level Chip Scale Package (WLCSP)	12
1.2 65-Ball Fine-Pitch Ball Grid Array (FBGA) Package	13
1.3 Pin/Ball Descriptions	14
1.4 Digital Pin/Ball I/O Configurations	16
2. TYPICAL CONNECTION DIAGRAM	17
2.1 Low-Profile Charge-Pump Capacitors	18
2.2 Ceramic Capacitor Derating	18
3. CHARACTERISTIC AND SPECIFICATIONS	19
4. APPLICATIONS	41
4.1 Overview	41
4.1.1 Basic Architecture	41
4.1.2 Line and Microphone Inputs	41
4.1.3 Line and Headphone Outputs (Class H, Ground-Centered Amplifiers)	41
4.1.4 Digital Mixer	41
4.1.5 Power Management	41
4.2 Internal Master Clock Generation	42
4.3 Thermal Overload Notification	42
4.4 Pseudodifferential Outputs	43
4.5 Class H Amplifier	44
4.5.1 Power Control Options	44
4.5.1.1 Standard Class AB Operation (Mode 001, 010, and 011)	45
4.5.1.2 Adapt-to-Volume Settings (Mode 000)	45
4.5.1.3 Adapt-to-Output Signal (Mode 111)	46
4.5.2 Power Supply Transitions	46
4.5.3 Efficiency	49
4.6 DAC Limiter	49
4.7 Analog Output Current Limiter	51
4.8 Serial Ports	51
4.8.1 Power Management	51
4.8.2 I/O	51
4.8.3 High-impedance Mode	52
4.8.4 Master and Slave Timing	52
4.8.4.1 SCLK = MCLK Modes	53
4.8.5 Serial Port Sample Rates and Master Mode Settings	53
4.8.6 Formats	54
4.8.6.1 I ² S Format	55
4.8.6.2 PCM Format	55
4.8.7 Mono/Stereo	57
4.8.8 Data Bit Depths	57
4.8.8.1 I ² S Format Bit Depths	57
4.8.8.2 PCM Format Bit Depths	58
4.9 Asynchronous Sample Rate Converters (ASRCs)	59
4.10 Input Paths	59
4.10.1 Input Path Source Selection and Powering	59
4.10.2 Digital Microphone (DMIC) Interface	60
4.10.2.1 DMIC Interface Description	60
4.10.2.2 DMIC Interface Signaling	60
4.10.2.3 DMIC Interface Powering	60
4.10.2.4 DMIC Interface Clock Generation	61
4.11 Digital Mixer	61
4.11.1 Mono and Stereo Paths	63

4.11.2 Mixer Input Attenuation Adjustment	63
4.11.3 Powered-Down Mixer Inputs	64
4.11.4 Avoiding Mixer Clipping	64
4.11.5 Mixer Attenuation Values	65
4.12 Recommended Operating Procedures	65
4.12.1 Initial Power-Up Sequence	65
4.12.2 Power-Up Sequence (xSP to HP/LO)	66
4.12.3 Power-Down Sequence (xSP to HP/LO)	67
4.12.4 Recommended Sequence for Modification of the MCLK Signal	67
4.12.5 Microphone Enabling/Switching Sequence	68
4.12.6 Final Power-Down Sequence	68
4.13 Using MIC2_SDET as Headphone Plug Detect	69
4.14 Headphone Plug Detect and Mic Short Detect	70
4.15 Interrupts	70
4.16 Control Port Operation	71
4.16.1 I ² C Control	71
4.17 Fast Start Mode	73
4.18 Headphone High-Impedance Mode	75
5. REGISTER QUICK REFERENCE	76
6. REGISTER DESCRIPTION	81
6.1 Fast Mode Enable (Address 00h)	81
6.1.1 Test Bits	81
6.2 Device ID A and B (Address 01h), C and D (Address 02h), and E (Address 03h) (Read Only) ..	81
6.2.1 Device I.D. (Read Only)	81
6.3 Revision ID (Address 05h) (Read Only)	81
6.3.1 Alpha Revision (Read Only)	81
6.3.2 Metal Revision (Read Only)	81
6.4 Power Control 1 (Address 06h)	82
6.4.1 Power Down ADC x	82
6.4.2 Power Down Digital Mic x	82
6.4.3 Discharge Filt+ Capacitor	82
6.4.4 Power Down Device	82
6.5 Power Control 2 (Address 07h)	83
6.5.1 Power Down MICx Bias	83
6.5.2 Power Down VSP	83
6.5.3 Power Down ASP SDO _{OUT} Path	83
6.5.4 Power Down ASP SD _{IN} Path	83
6.5.5 Power Down XSP SDO _{OUT} Path	83
6.5.6 Power Down XSP SD _{IN} Path	83
6.6 Power Control 3 and Thermal Overload Threshold Control (Address 08h)	84
6.6.1 Thermal Overload Threshold Settings	84
6.6.2 Power Down Thermal Sense	84
6.6.3 Power Down Speakerphone Line Output	84
6.6.4 Power Down Ear Speaker	84
6.6.5 Power Down Speakerphone	84
6.6.6 Power Down Line Output	85
6.6.7 Power Down Headphone	85
6.7 Charge Pump Frequency and Class H Configuration (Address 09h)	85
6.7.1 Charge Pump Frequency	85
6.7.2 Adaptive Power Adjustment	85
6.8 Output Load, Mic Bias, and MIC2 Short Detect Configuration (Address 0Ah)	86
6.8.1 VP Supply Minimum Voltage Setting	86
6.8.2 Speakerphone Light Load Mode Enable	86
6.8.3 Mic Bias Output Control	86

6.8.4 Short Detect Automatic Mute Control	86
6.9 Digital Mic and Master Clock Control (Address 0Bh)	87
6.9.1 Digital Mic Shift Clock Divide Ratio	87
6.9.2 Master Clock Source Selection	87
6.9.3 Master Clock Divide Ratio	87
6.9.4 Master Clock Disable	87
6.10 XSP Control (Address 0Ch)	88
6.10.1 Tristate XSP Interface	88
6.10.2 XSP Digital Interface Format	88
6.10.3 XSP PCM Interface Mode	88
6.10.4 XSP PCM Format Bit Order	88
6.10.5 XSP SCLK Source Equals MCLK	88
6.11 XSP Master Mode Clocking Control (Address 0Dh)	89
6.11.1 XSP Master/Slave Mode	89
6.11.2 XSP Master Mode Clock Control Dividers	89
6.12 ASP Control (Address 0Eh)	89
6.12.1 Tristate ASP Interface	89
6.12.2 ASP Sample Rate	90
6.12.3 ASP SCLK Source Equals MCLK	90
6.13 ASP Master Mode Clocking Control (Address 0Fh)	90
6.13.1 ASP Master/Slave Mode	90
6.13.2 ASP Master Mode Clock Control Dividers	90
6.14 VSP Control (Address 10h)	91
6.14.1 Tristate VSP Interface	91
6.14.2 VSP Digital Interface Format	91
6.14.3 VSP PCM Interface Mode	91
6.14.4 VSP PCM Format Bit Order	91
6.14.5 VSP SDIN Location	92
6.14.6 VSP SCLK Source Equals MCLK	92
6.15 VSP Master Mode Clocking Control (Address 11h)	92
6.15.1 VSP Master/Slave Mode	92
6.15.2 VSP Master Mode Clock Control Dividers	92
6.16 VSP and XSP Sample Rate (Address 12h)	93
6.16.1 VSP Sample Rate	93
6.16.2 XSP Sample Rate	93
6.17 Miscellaneous Input and Output Path Control (Address 13h)	94
6.17.1 Digital Swap/Mono	94
6.17.2 Input Path Channel B=A	94
6.17.3 PREAMP and PGA Channel B=A	94
6.17.4 PGA Soft-Ramp	95
6.17.5 Analog Zero Cross	95
6.17.6 Digital Soft-Ramp	96
6.17.7 Analog Output Soft Ramp	96
6.18 ADC/Input Path Control (Address 14h)	97
6.18.1 PGA x Input Select	97
6.18.2 Boost x	97
6.18.3 Invert ADCx Signal Polarity	97
6.18.4 Input Path x Digital Mute	97
6.19 Mic PreAmp and PGA Volume Control: Channel A (Mic 1, Address 15h) and Channel B (Mic 2, Address 16h)	98
6.19.1 Mic PREAMP x Volume	98
6.19.2 PGAx Volume	98
6.20 Input Path x Digital Volume Control: Channel A (Address 17h) and B (Address 18h)	99
6.20.1 Input Path x Digital Volume Control	99

6.21 Playback Digital Control (Address 19h)	100
6.21.1 Speakerphone [A], Ear Speaker/Speakerphone Line Output [B] (SES) Playback Channels B=A	100
6.21.2 Headphone/Line Output (HL) Playback Channels B=A	100
6.21.3 Limiter Soft-Ramp Disable	100
6.21.4 Ear Speaker/Speakerphone Line Output Digital Mute	100
6.21.5 Speakerphone Digital Mute	101
6.21.6 Headphone/Line Output (HL) x Digital Mute	101
6.22 Headphone/Line Output (HL) x Digital Volume Control: Channel A (Address 1Ah) and B (Address 1Bh)	101
6.22.1 Headphone/Line Output (HL) x Digital Volume Control	101
6.23 Speakerphone Out [A] Digital Volume Control (Address 1Ch)	102
6.23.1 Speakerphone Out [A] Digital Volume Control	102
6.24 Ear Speaker/Speakerphone Line Output (ESL) [B] Digital Volume Control (Address 1Dh)	102
6.24.1 Ear Speaker/Speakerphone Line Output (ESL) [B] Digital Volume Control	102
6.25 Headphone Analog Volume Control: Channel A (Address 1Eh) and B (Address 1Fh)	103
6.25.1 Headphone x Analog Mute	103
6.25.2 Headphone x Analog Volume Control	103
6.26 Line Output Analog Volume Control: Channel A (Address 20h) and B (Address 21h)	104
6.26.1 Line Output x Analog Mute	104
6.26.2 Line Output x Analog Volume Control	104
6.27 Stereo Input Path Advisory Volume (Address 22h)	105
6.27.1 Stereo Input Path Advisory Volume	105
6.28 XSP Input Advisory Volume (Address 23h)	105
6.28.1 XSP Input Advisory Volume	105
6.29 ASP Input Advisory Volume (Address 24h)	106
6.29.1 ASP Input Advisory Volume	106
6.30 VSP Input Advisory Volume (Address 25h)	106
6.30.1 VSP Input Advisory Volume	106
6.31 Limiter Attack Rate Headphone/Line Output (HL) (Address 26h)	107
6.31.1 Limiter Attack Rate HL	107
6.32 Limiter Control, Release Rate Headphone/Line Output (HL) (Address 27h)	107
6.32.1 Peak Detect and Limiter HL	107
6.32.2 Peak Signal Limit All Channels HL	107
6.32.3 Limiter Release Rate HL	107
6.33 Limiter Min/Max Thresholds Headphone/Line Output (HL) (Address 28h)	108
6.33.1 Limiter Maximum Threshold HL	108
6.33.2 Limiter Cushion Threshold HL	108
6.34 Limiter Attack Rate Speakerphone [A] (Address 29h)	108
6.34.1 Limiter Attack Rate Speakerphone [A]	108
6.35 Limiter Control, Release Rate Speakerphone [A] (Address 2Ah)	109
6.35.1 Peak Detect and Limiter Speakerphone [A]	109
6.35.2 Peak Signal Limit All Channels Speakerphone	109
6.35.3 Limiter Release Rate Speakerphone [A]	109
6.36 Limiter Min/Max Thresholds Speakerphone [A] (Address 2Bh)	110
6.36.1 Limiter Maximum Threshold Speakerphone [A]	110
6.36.2 Limiter Cushion Threshold Speakerphone [A]	110
6.37 Limiter Attack Rate Ear Speaker/Speakerphone Line Output (ESL) [B]	111
6.37.1 Limiter Attack Rate ESL [B]	111
6.38 Limiter Control, Release Rate Ear Speaker/Speakerphone Line Output (ESL) [B] (Address 2Dh)	111
6.38.1 Peak Detect and Limiter ESL [B]	111
6.38.2 Limiter Release Rate ESL [B]	111
6.39 Limiter Min/Max Thresholds Ear Speaker/Speakerphone Line Output (ESL) [B]	112

6.39.1 Limiter Maximum Threshold ESL [B]	112
6.39.2 Limiter Cushion Threshold ESL [B]	112
6.40 ALC Enable and Attack Rate AB (Address 2Fh)	113
6.40.1 ALC for Channels A and B (ALCx)	113
6.40.2 ALC Attack Rate for Channels A and B	113
6.41 ALC Release Rate AB (Address 30h)	113
6.41.1 ALC Release Rate for Channels A and B	113
6.42 ALC Threshold AB (Address 31h)	114
6.42.1 ALC Maximum Threshold for Channels A and B	114
6.42.2 ALC Minimum Threshold for Channels A and B	114
6.43 Noise Gate Control AB (Address 32h)	115
6.43.1 Noise Gate Enable for Channels A and B (NGx)	115
6.43.2 Noise gate Threshold and Boost for Channels A and B	115
6.43.3 Noise Gate Delay Timing for Channels A and B	115
6.44 ALC and Noise Gate Misc Control (Address 33h)	116
6.44.1 ALC Ganging of Channels A and B	116
6.44.2 Noise Gate Ganging of Channels A and B	116
6.44.3 ALCx Soft-Ramp Disable	116
6.44.4 ALCx Zero Cross Disable	116
6.45 Mixer Control (Address 34h)	117
6.45.1 VSP Mixer Output Stereo	117
6.45.2 XSP Mixer Output Stereo	117
6.45.3 Mixer Soft-Ramp Enable	117
6.45.4 Mixer Soft-Ramp Step Size/Period	117
6.46 Stereo Mixer Input Attenuation (Addresses 35h through 54h)	118
6.46.1 Stereo Mixer Input Attenuation	119
6.47 Mono Mixer Controls (Address 55h)	120
6.47.1 Speakerphone (SPK) Mixer, ASP Select	120
6.47.2 Speakerphone (SPK) Mixer, XSP Select	120
6.47.3 Ear Speaker/Speakerphone Line Output (ESL) Mixer, ASP Select	120
6.47.4 ESL Mixer, Auxiliary Serial Port (XSP) Select	120
6.48 Mono Mixer Input Attenuation (Addresses 56h through 5Dh)	121
6.48.1 Mono Mixer Input Attenuation	121
6.49 Interrupt Mask Register 1 (Address 5Eh)	122
6.50 Interrupt Mask Register 2 (Address 5Fh)	122
6.51 Interrupt Status Register 1 (Address 60h)	122
6.51.1 MIC2 Short Detect	122
6.51.2 Thermal Overload Detect	122
6.51.3 Digital Mixer Overflow	123
6.51.4 Input Path x Overflow	123
6.52 Interrupt Status Register 2 (Address 61h)	123
6.52.1 Voice ASRC Data Out Lock	123
6.52.2 Voice ASRC Data In Lock	123
6.52.3 Audio ASRC Data Out Lock	124
6.52.4 Audio ASRC Data In Lock	124
6.52.5 Auxiliary ASRC Data Out Lock	124
6.52.6 Auxiliary ASRC Data In Lock	124
6.53 Fast Mode 1 (Address 7Eh)	125
6.53.1 Fast Mode Bits 15:8	125
6.54 Fast Mode 2 (Address 7Fh)	125
6.54.1 Fast Mode Bits 7:0	125
7. PCB LAYOUT CONSIDERATIONS	125
7.1 Power Supply	125
7.2 Grounding	125

7.3 Layout With Fine-Pitch, Ball-Grid Packages	125
8. PERFORMANCE DATA	126
8.1 Analog Input Path Attributes	126
8.1.1 PGA Analog Volume Nonlinearity (DNL and INL)	126
8.2 Analog Mic/Line ADC and Digital Mic Input Path Attributes	127
8.2.1 Input Path Digital LPF Response	127
8.2.2 Input Path Digital HPF Response	128
8.3 Core Circuitry Attributes	129
8.3.1 ASRC Attributes	129
8.3.1.1 Response	129
8.3.1.2 Group Delay	130
8.3.1.3 Lock Time	130
8.4 Analog Output Paths Attributes	131
8.4.1 DAC Digital LPF Response	131
8.4.2 DAC HPF Response	132
8.4.3 Output Analog Volume Nonlinearity (DNL and INL)	132
8.4.4 Startup Times	133
9. PARAMETER DEFINITIONS	134
10. PACKAGE DIMENSIONS	135
10.1 WLCSP Package	135
10.2 FBGA Package	136
11. THERMAL CHARACTERISTICS	137
12. ORDERING INFORMATION	137
13. REFERENCES	137
14. REVISION HISTORY	138

LIST OF FIGURES

Figure 1. Typical Connection Diagram	17
Figure 2. MICx Dynamic Range Test Configuration	24
Figure 3. Analog Input CMRR Test Setup	24
Figure 4. LINEIN_REF/MICx_REF Input Voltage Test Setup	24
Figure 5. Headphone Output Test Configuration	28
Figure 6. Line Output Test Configuration	29
Figure 7. Ear Speaker Output Test Configuration	30
Figure 8. Speakerphone and Speakerphone Line Output Test Configuration	32
Figure 9. Power Consumption Test Configuration	34
Figure 10. Power and Reset Sequencing	36
Figure 11. Digital Mic Interface Timing	37
Figure 12. Serial Port Interface Timing—I ² S Format	39
Figure 13. Serial Port Interface Timing—PCM Format	39
Figure 14. I ² C Control Port Timing	40
Figure 15. Single-Ended Output Configuration	43
Figure 16. Pseudodifferential Output Configuration	43
Figure 17. Class H Operation	44
Figure 18. Class H Control - Adapt-to-Volume Mode	45
Figure 19. VCP_FILTER Transitions	47
Figure 20. VCP_FILTER Hysteresis	48
Figure 21. Input Power vs. Output Power	49
Figure 22. Peak Detect & Limiter	50
Figure 23. HP Short Circuit Setup	51
Figure 24. Line Short Circuit Setup	51
Figure 25. Serial Port Busing when Mastering Timing	52
Figure 26. Serial Port Busing When Slave Timed	52

Figure 27. I ² S Format	55
Figure 28. PCM Format—Mode 0	56
Figure 29. PCM Format—Mode 1	56
Figure 30. PCM Format—Mode 2	57
Figure 31. Digital Mic Interface Signaling	60
Figure 32. Digital Mixer Diagram	62
Figure 33. Connection Diagram for Using MIC2_SDET as Headphone Detect	69
Figure 34. Flow Diagram Showing the INT Pin State in Response to MIC2_SDET State Changes	69
Figure 35. Connection Diagram for Headphone Detect with Additional Short Detect	70
Figure 36. Example of Rising-Edge Sensitive, Sticky, Interrupt Status Bit Behavior	71
Figure 37. Control Port Timing, I ² C Writes with Autoincrement	72
Figure 38. Control Port Timing, I ² C Reads with Autoincrement	72
Figure 39. Control Port Timing, I ² C Reads with Preamble and Autoincrement	73
Figure 40. Fast Start Pop	74
Figure 41. Start Up Transition Diagram	75
Figure 42. PGA DNL	126
Figure 43. PGA INL	126
Figure 44. PGA + Preamp (+10 dB) DNL	126
Figure 45. PGA + Preamp (+10 dB) INL	126
Figure 46. PGA + Preamp (+20 dB) DNL	127
Figure 47. PGA + Preamp (+20 dB) INL	127
Figure 48. Input Path LPF Frequency Response	127
Figure 49. Input Path LPF Stopband Rejection	127
Figure 50. Input Path LPF Transition Band	128
Figure 51. Input Path LPF Transition Band Detail	128
Figure 52. Input Path HPF Frequency Response	128
Figure 53. ASRC Frequency Response	129
Figure 54. ASRC Passband Frequency Response	129
Figure 55. ASRC Group Delay vs. Serial Port and Internal Sample Rates	130
Figure 56. DAC LPF Frequency Response	131
Figure 57. DAC LPF Stopband Rejection to 1x Fs	131
Figure 58. DAC LPF Stopband Rejection to 3x Fs	131
Figure 59. DAC HPF Frequency Response	132
Figure 60. HPOUTx DNL (-50 to +12 dB)	132
Figure 61. HPOUTx DNL (-76 to -52 dB)	132
Figure 62. HPOUTx INL (-50 to +12 dB)	132
Figure 63. HPOUTx INL (-76 to -52 dB)	132
Figure 64. LINEOUTx DNL (-50 to +12 dB)	133
Figure 65. LINEOUTx DNL (-76 to -52 dB)	133
Figure 66. LINEOUTx INL (-50 to +12 dB)	133
Figure 67. LINEOUTx INL (-76 to -52 dB)	133

LIST OF TABLES


Table 1. Internal Master Clock Generation	42
Table 2. Example of Impedance in Reference Path	44
Table 3. Current through VCP with Varying Short Circuits	51
Table 4. Supported MCLK1/MCLK2 Rates for Pre-MCLK Mode	53
Table 5. Serial Port Rates and Master Mode Settings	53
Table 6. Actual xSP_LRCK Rate/Deviation Selector for Note 3	54
Table 7. Supported Serial Port Formats	54
Table 8. Input Path Source Select and Digital Power States	59
Table 9. Digital Mic Interface Power States	60
Table 10. Digital Microphone Interface Clock Generation	61

Table 11. Digital Mixer Soft Ramp Rates	63
Table 12. Digital Mixer Nonclipping Attenuation Settings	64
Table 13. Start Up Times	73
Table 14. Start Up Transition Values	75
Table 15. ASRC Lock Times	130
Table 16. Analog Output Startup Times	133
Table 17. WLCSP Package Dimensions	135
Table 18. FBGA Package Dimensions	136


1. PACKAGE PIN/BALL ASSIGNMENTS AND CONFIGURATIONS

1.1 64-Ball Wafer-Level Chip Scale Package (WLCSP)

↙ Ball A1 Location Indicator




Top-Down
(Though Package)
View




1.2 65-Ball Fine-Pitch Ball Grid Array (FBGA) Package

↙ Ball A1 Location Indicator



Top-Down
(Though Package)
View



1.3 Pin/Ball Descriptions

Name	Location		Description
	WLCSP	FBGA	
MCLK1	A6	B3	High Speed Clock (Input) . Potential clock sources for the converters and the device core. Clock source for optional serial port mastering.
MCLK2	D6	B2	
RESET	E6	C9	Reset (Input) . The device enters a low-power mode when this pin is driven low.
SCL	C3	A9	Serial Control Port Clock (Input) . Serial clock for the I ² C control interfaces.
SDA	A3	B9	Serial Control Data (Input/Output) . SDA is the bidirectional data pin for the I ² C control interface.
INT	D3	B8	Interrupt Request (Output) . Open-drain active low interrupt request output.
LINEINA	A1	D8	Analog Line Inputs, A and B (LEFT and RIGHT) (Input) . The full-scale level is specified in the Analog Input Characteristics specification table.
LINEINB	B2	D9	
LINEIN_REF	A2	C8	Analog Line Input Pseudodifferential Reference (Input) . Ground reference for the analog line input buffers LINEINA and LINEINB.
MIC1	B1	G8	Microphone Inputs 1 and 2 (Input) . The handset (MIC1) and headset (MIC2) microphone signal inputs. The full-scale level is specified in the Analog Input Characteristics specification table.
MIC2	C1	E9	
MIC1_REF	C2	F8	Microphone Inputs 1 and 2 Pseudodifferential References (Input) . Ground references for the microphone inputs MIC1 and MIC2.
MIC2_REF	D2	E8	
MIC1_BIAS	E3	H7	Microphone Bias Voltages 1 and 2 (Output) . Bias voltage for the microphones MIC1 and MIC2.
MIC2_BIAS	E2	H8	
MIC2_SDET	F2	H6	Microphone 2 Short Detect (Input) . Transitions on this input can be configured to cause interrupts that represent the pressing and releasing of a button that shorts the headset microphone to ground.
DMIC_SCLK	B3	B7	Digital Mic Serial Clock (Output) . The high-speed clock output to the digital microphone(s).
DMIC_SD	C4	A8	Digital Mic Serial Data (Input) . The serialized data input from the digital microphone(s).
XSP_SCLK	A4	A6	Auxiliary Serial Port (XSP), Serial Clock (Input/Output) . Serial shift clock for the interface.
XSP_LRCK	C5	A7	XSP, Left/Right Clock (Input/Output) . Identifies the start of each serialized PCM data word. When the I ² S interface format is selected, this signal also indicates which channel, Left or Right, is currently active on the serial PCM audio data lines.
XSP_SDIN	A5	B5	XSP, Data Input (Input) . Input for two's complement serial PCM audio data.
XSP_SDOUT	B4	B6	XSP, Data Output (Output) . Output for two's complement serial PCM audio data.
ASP_SCLK	C6	B4	Audio Serial Port (ASP), Serial Clock (Input/Output) . Serial shift clock for the interface.
ASP_LRCK	B5	A5	ASP, Left/Right Clock (Input/Output) . Identifies the start of each serialized PCM data word and indicates which channel, Left or Right, is currently active on the serial PCM audio data lines.
ASP_SDIN	A7	A3	ASP, Data Input (Input) . Input for two's complement serial PCM audio data.
ASP_SDOUT	B6	A4	ASP, Data Output (Output) . Output for two's complement serial PCM audio data.
VSP_SCLK	D7	C2	Voice Serial Port (VSP), Serial Clock (Input/Output) . Serial shift clock for the interface.
VSP_LRCK	D8	D1	Voice Serial Port, Left/Right Clock (Input/Output) . Identifies the start of each serialized PCM data word. When the I ² S interface format is selected, this signal also indicates which channel, Left or Right, is currently active on the serial PCM audio data lines.
VSP_SDIN	C8	B1	VSP, Data Input (Input) . Input for two's complement serial PCM audio data.
VSP_SDOUT	C7	C1	VSP, Data Output (Output) . Output for two's complement serial PCM audio data.
HPOUTA	H7	J1	Headphone Audio Output (Output) . The full-scale output level is specified in the HP Output Characteristics specification table.
HPOUTB	H6	J2	
HPOUT_REF	G6	H2	Pseudodifferential Headphone Output Reference (Input) . Ground reference for the headphone amplifiers.

Name	Location		Description
	WLCSP	FBGA	
LINEOUTA	F6	G2	Line Audio Output (Output) . The full-scale output level is specified in the Line Output Characteristics specification table.
LINEOUTB	F5	F2	
LINEO_REF	G5	H3	Pseudodifferential Line Output Reference (Input) . Ground reference for the line amplifiers.
EAROUT+	G2	J8	Ear Speaker Audio Output (Output) . The full-scale output level is specified in the Ear Speaker Output Characteristics specification table.
EAROUT-	H2	J7	
SPKOUT+	G4	J4	Speakerphone Audio Output (Output) . The full-scale output level is specified in the Speakerphone Output Characteristics specification table.
SPKOUT-	G3	J6	
SPKLINEO+	F4	H4	Speakerphone Audio Line Output (Output) . The full-scale output level is specified in the Speakerphone Line Output Characteristics specification table.
SPKLINEO-	F3	H5	
VA	H1	J9	Analog Power (Input) . Power supply for the internal analog section.
VP	H4	J5	Speakerphone Power (Input) . Power supply for the speakerphone output amplifier and mic bias generators.
VCP	E7	D2	Step-down Charge Pump Power (Input) . Power supply for the step-down charge pump.
VL	B7	A1	Digital Interface/Core Power (Input) . Power Supply for the serial PCM audio ports, I ² C control port, and digital mic interface. Power supply for the digital core logic step-down regulator.
+VCP_FILTER	F7	E2	Step-down Charge Pump Filter Connection (Output) . Power supply from the step-down charge pump that provides the positive rail for the headphone and line amplifiers.
-VCP_FILTER	H8	H1	Inverting Charge Pump Filter Connection (Output) . Power supply from the inverting charge pump that provides the negative rail for the headphone and line amplifiers.
FLYP	E8	E1	Charge Pump Cap Positive Node (Output) . Positive node for the headphone and line amplifiers' step-down charge pump's flying capacitor.
FLYC	F8	F1	Charge Pump Cap Common Node (Output) . Common positive node for the headphone and line amplifiers' step-down and inverting charge pumps' flying capacitors.
FLYN	G8	G1	Charge Pump Cap Negative Node (Output) . Negative node for the headphone and line amplifiers' inverting charge pump's flying capacitor.
VD_FILTER	B8	A2	Regulator Filter Connection (Output) . Power supply filter connection for the step-down regulator that provides the low voltage power to the digital section.
ANA_VQ	E1	G9	Quiescent Voltage, Analog (Output) . Filter connection for the internal VA quiescent voltage.
SPK_VQ	H5	J3	Quiescent Voltage, Speaker (Output) . Filter connection for the internal VP quiescent voltage.
FILT+	F1	H9	Positive Voltage Reference (Output) . Positive reference voltage for the internal sampling circuits.
MICB_FILTER	D1	F9	Microphone Bias Source Voltage Filter (Output) . Filter connection for the internal quiescent voltage used for the MICx_BIAS outputs.
AGND	G1	N/A	Analog Ground (Input) . Ground reference for the internal analog section.
PGND	H3	N/A	Speakerphone Ground (Input) . Ground reference for the speakerphone and speakerphone line output amplifiers. Connect to ground plane(s) on board to conduct heat away from the part.
CPGND	G7	N/A	Charge Pump Ground (Input) . Ground reference for the internal headphone and line amplifiers charge pump.
DGND	A8	N/A	Digital Ground (Input) . Ground reference for the internal digital section.
GND	N/A	D4, D5, D6, E4, E5, E6, F4, F5, F6	Ground . Ground reference for internal analog (AGND), speakerphone and speakerphone line output amplifiers (PGND), internal headphone and line amplifiers (CPGND), and the internal digital section (DGND). These balls also provide thermal relief for the device. Connect to the Ground plane of the circuit board.
THERM	D4, D5, E4, E5	N/A	Thermal Relief Balls . Connect to the Ground plane of the circuit board. The Thermal Relief Balls are not electrically connected to the device.
NC	-	-	No Connect . No connection is required for these pins.

1.4 Digital Pin/Ball I/O Configurations

Power Supply	I/O Name	Direction	Internal Connections	Configuration
VL	MCLK1	Input	Weak Pull-down	Hysteresis on CMOS Input
	MCLK2	Input	Weak Pull-down	Hysteresis on CMOS Input
	$\overline{\text{RESET}}$	Input	-	Hysteresis on CMOS Input
	SCL	Input	-	Hysteresis on CMOS Input
	SDA	Input/Output	-	Hysteresis on CMOS Input/ CMOS Open-drain Output
	$\overline{\text{INT}}$	Output	Weak Pull-up	CMOS Open-drain Output
	XSP_SCLK	Input/Output	Weak Pull-down	Hysteresis on CMOS Input/CMOS Output
	XSP_LRCK	Input/Output	Weak Pull-down	Hysteresis on CMOS Input/CMOS Output
	XSP_SDIN	Input	Weak Pull-down	Hysteresis on CMOS Input
	XSP_SDOOUT	Output	Weak Pull-down	Tristateable CMOS Output
	ASP_SCLK	Input/Output	Weak Pull-down	Hysteresis on CMOS Input/ CMOS Output
	ASP_LRCK	Input/Output	Weak Pull-down	Hysteresis on CMOS Input/CMOS Output
	ASP_SDIN	Input	Weak Pull-down	Hysteresis on CMOS Input
	ASP_SDOOUT	Output	Weak Pull-down	Tristateable CMOS Output
	VSP_SCLK	Input/Output	Weak Pull-down	Hysteresis on CMOS Input/CMOS Output
	VSP_LRCK	Input/Output	Weak Pull-down	Hysteresis on CMOS Input/CMOS Output
	VSP_SDIN	Input	Weak Pull-down	Hysteresis on CMOS Input
	VSP_SDOOUT	Output	Weak Pull-down	Tristateable CMOS Output
	DMIC_SCLK	Output	-	CMOS Output
DMIC_SD	Input	Weak Pull-down	Hysteresis on CMOS Input	

Notes:

- All outputs are disabled when $\overline{\text{RESET}}$ is active.
- Internal weak pull up/down minimum and typical resistances are 550 k Ω and 1 M Ω .
- Typical hysteresis is 500 mV within the 650 mV to 1.15 V window.
- The xSP_SCLK, xSP_LRCK, and xSP_SDOOUT (x = X, A, or V) outputs may be disabled via register controls as described in sections [“High-impedance Mode” on page 52](#) and [“Master and Slave Timing” on page 52](#).
- Refer to specification table [“Digital Interface Specifications and Characteristics” on page 35](#) for details on the digital I/O DC characteristics (output voltages/load-capacity, input switching threshold voltages, etc.). Inputs without integrated pull-ups/downs must not be left floating. All inputs must be driven or pulled (internally and/or externally) to a valid high or low level, as defined in the specification table.
- Refer to specification tables [“Switching Specifications—Serial Ports—I²S Format” on page 38](#) on page 47, [“Switching Specifications—Serial Ports—PCM Format” on page 39](#), and [“Switching Specifications—Control Port” on page 40](#) for digital I/O AC characteristics (timing specifications).
- I/O voltage levels must not exceed the I/O’s corresponding power supply voltage. I/O voltage levels must not exceed the voltage listed in [“Absolute Maximum Ratings” on page 20](#).

2. TYPICAL CONNECTION DIAGRAM




Figure 1. Typical Connection Diagram

2.1 Low-Profile Charge-Pump Capacitors

The “[Typical Connection Diagram](#)” on [page 17](#) shows that the recommended capacitor values for the charge pump circuitry are all 2.2 μF and the types are all X7R/X5R. Applications that require low-profile versions of these capacitors may use the following parts with a nominal height of only 0.5 mm:

Description: 2.2 μF $\pm 20\%$, 6.3 V, X5R, 0402, Height = 0.5 mm

Manufacturer, Part Number:

- KEMET, C0402C225M9PAC

2.2 Ceramic Capacitor Derating

The [Typical Connection Diagram](#) Capacitor Key highlights that ceramic capacitor derating factors can significantly affect the in-circuit capacitance value and thus the performance of the CS42L73.

As is noted on the [Typical Connection Diagram](#), the 4.7 μF ceramic capacitors used for ANA_VQ or SPKR_VQ affect low-frequency PSRR performance. Numerous types and brands of ceramic capacitors, under typical conditions, exhibit effective capacitances well below their tolerance of $\pm 20\%$, with some being derated by as much as -50%. These same capacitors, when tested by a multimeter, read much closer to their rated value. A similar derating effect has not been observed with tantalum capacitors.

The amount of derating observed varied with manufacturer and physical size; larger capacitors performed better as did ones from Kemet Electronics Corp. and TDK Corp. of any size. This derating effect is described in datasheets and applications notes from capacitor manufacturers. For instance, as DC and AC voltages are varied from the standard test points (applied DC and AC voltages for standard test points vs. PSRR test are 0 V and 1 V_{RMS} @ 1 kHz vs. 0.9 V and $\sim 1 \text{ mV}_{\text{RMS}}$ @ 20 Hz to 20 kHz), it is documented that the capacitance varies significantly.

Based on these tests, the following ANA_VQ/SPKR_VQ capacitor parts are recommended for applications that require ceramic capacitors with the smallest PCB footprint:

Description: 4.7 μF $\pm 20\%$, 6.3V, X5R, 0603

Manufacturer, Part Number:

- KEMET, C0603C475M9PAC
- TDK, C1608X5R0J475M

3. CHARACTERISTIC AND SPECIFICATIONS

RECOMMENDED OPERATING CONDITIONS

Test Conditions: GND = AGND = PGND = CPGND = DGND = 0 V; all voltages are with respect to ground (GND).

Parameters (Note 1) (Note 2)	Symbol	Min	Nom	Max	Units	Equivalent Tolerance from Nominal
DC Power Supplies						
Analog	VA	1.66	1.80	1.94	V	±7.8%
Speakerphone Amplifiers, Mic Bias Generators (Note 3) Mic Bias with High Voltage Selected and VP_MIN = 1b Otherwise	VP	3.20 3.00	- -	5.25 5.25	V	- -
Charge Pump (Headphone and Lineout Amplifiers)	VCP	1.66	1.80	1.94	V	±7.8%
Digital Core, Serial/Control/Digital-Mic Interfaces	VL	1.66	1.80	1.94	V	±7.8%
Temperature						
Ambient Temperature (local to device) Commercial: CWZR	T _A	-40	-	+85	°C	-

Notes:

1. Device functional operation is guaranteed within these limits. Functionality is not guaranteed or implied outside of these limits. Operation outside of these limits may adversely affect device reliability.
2. "Parameter Definitions" on page 134 describes some parameters in detail.
3. The recommended operation range of the VP supply depends on how the CS42L73 is configured. If either mic bias is enabled (PDN_MIC1_BIAS = 0b or PDN_MIC2_BIAS = 0b) and the mic bias generators are set for their higher voltage (MIC_BIAS_CTRL = 1b), either VP must be held above 3.2 V or VP_MIN must be set to 0b. With this configuration and a VP level between 3.00 and 3.20 V, VP_MIN must be set to 0b to ensure the bias generators bypass one of their two LDO stages, ensuring there is enough headroom to avoid dropout. Refer to "Mic BIAS Characteristics" on page 26 for details on how much setting VP_MIN to 0b reduces PSRR performance.

ABSOLUTE MAXIMUM RATINGS

Test Conditions: GND = AGND = PGND = CPGND = DGND = 0 V; all voltages are with respect to ground (GND).

Parameters (Note 2)	Symbol	Min	Max	Units	
DC Power Supply Analog, Charge Pump, Digital Core (LDO fed), Serial/Control/Digital-Mic Interfaces Speakerphone Amplifiers, Mic Bias Generators	VA, VCP, VL VP (Note 4)	-0.3 -0.3	2.22 5.6	V V	
Input Current (Note 5)	I_{in}	-	±10	mA	
Voltages Applied to I/Os					
External Voltage Applied to Analog Input (Note 6)	LINEINx, MICx, x_REF MIC2_SDET	V_{IN-AI} $V_{IN-AI-SD}$	AGND – 0.3 PGND – 0.3	VA + 0.3 VP + 0.3	V V
External Voltage Applied to Analog Output (Note 7)	HPOUT, LINEOUT EAROUT SPKOUT, SPKLINEO, MICx_BIAS	V_{FLT-HP_LINE} $V_{FLT-EAR}$ $V_{FLT-SPK_MB}$	-VCP_FILT – 0.3 AGND – 0.3 PGND – 0.3	+VCP_FILT + 0.3 VA + 0.3 VP + 0.3	V V V
External Voltage Applied to Digital Input	(Note 6)	V_{IN-DI}	-0.3	VL + 0.3	V
External Voltage Applied to Digital Output	(Note 7)	V_{FLT-DO}	-0.3	VL + 0.3	V
Temperature					
Ambient Operating Temperature (local to device, power applied)	Commercial: CWZR	T_A	-50	+110	°C
Storage Temperature (no power applied)		T_{stg}	-65	+150	°C

WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

Notes:

4. VP must be applied before VA is applied. VP must be removed after VA is removed.
5. Any pin except supplies. Transient currents of up to ±100 mA on the analog input pins will not cause SCR latch-up.
6. The maximum over/under voltage is limited by the input current.
7.
 - V_{FLT-x} is the applied voltage that causes a contention fault condition between its source and the CS42L73 output.
 - ±VCPFILT are specified in “DC Electrical Characteristics” on page 21.
 - The specification applies to both the signal and pseudodifferential reference pins, where applicable.

DC ELECTRICAL CHARACTERISTICS

Test Conditions: Connections to the CS42L73 are shown in the “[Typical Connection Diagram](#)” on page 17; GND = AGND = PGND = CPGND = DGND = 0 V; all voltages are with respect to ground (GND); VA = VCP = 1.80 V, VP = 3.70 V; TA = +25 °C.

Parameters (Note 2)		Min	Typ	Max	Units
ANA_VQ Characteristics					
Nominal Voltage		-	VA/2	-	V
SPK_VQ Characteristics					
Nominal Voltage		-	VP/2	-	V
VCPFILT Characteristics (Note 8)					
VCP Mode	+VCPFILT	-	VCP	-	V
	-VCPFILT	-	-VCP	-	V
VCP/2 Mode	+VCPFILT	-	VCP/2	-	V
	-VCPFILT	-	-VCP/2	-	V
VCP/3 Mode	+VCPFILT	-	VCP/3	-	V
	-VCPFILT	-	-VCP/3	-	V
FILT+ Characteristics					
Nominal Voltage		-	VA	-	V
VD_FILT Characteristics					
Nominal Voltage		-	0.9	-	V
MICB_FILT Characteristics					
Nominal Voltage	MIC_BIAS_CTRL = 0b	-	2.00	-	V
	MIC_BIAS_CTRL = 1b	-	2.75	-	V
Analog Output Current Limiter Characteristics					
Current Limiter On Threshold (Note 9)		100	120	150	mA

Notes:

8. No load (from specification tables “[Serial Port to Stereo HP Output Characteristics](#)” on page 27 and “[Serial Port to Stereo Line Output Characteristics](#)” on page 29, $R_L = \infty \Omega$ and $C_L = 0 \text{ pF}$) connected to Headphone and Line Outputs (HPOUTx and LINEOUTx). Headphone Zobel Network remains connected.
9. See “[Analog Output Current Limiter](#)” on page 51.

ANALOG INPUT TO SERIAL PORT CHARACTERISTICS

Test Conditions (unless otherwise specified): Connections to the CS42L73 are shown in the “[Typical Connection Diagram](#)” on [page 17](#); Input is a 1-kHz sine wave through the passive input filter shown in [Figure 1](#); GND = AGND = PGND = CPGND = DGND = 0 V; all voltages are with respect to ground (GND); VA = 1.80 V; TA = +25 °C; Measurement Bandwidth is 20 Hz to 20 kHz; Fs = 48 kHz ([Note 10](#)); ASP is used and is in slave mode with Fs_{ext} = 48 kHz; MIC_PREAMPx = +10 dB, PGAxVOL = 0 dB; Mixer Attenuation and Digital Volume = 0 dB, Digital Mute is disabled.

Parameters (Note 2) (Note 11)		Min	Typ	Max	Units
LINEINA/LINEINB to PGA to ADC					
Dynamic Range					
PGA Setting: 0 dB	A-weighted	85	91	-	dB
	unweighted	82	88	-	dB
PGA Setting: +12 dB	A-weighted	78	84	-	dB
	unweighted	75	81	-	dB
Total Harmonic Distortion + Noise					
PGA Setting: 0 dB	-1 dBFS	-	-85	-79	dB
	-60 dBFS	-	-28	-22	dB
PGA Setting: +12 dB	-1 dBFS	-	-81	-75	dB
Common Mode Rejection (Note 12)		-	40	-	dB
MIC1/MIC2 to PREAMP to PGA to ADC, MIC_PREAMPx = +10 dB Gain					
Dynamic Range (Note 13)					
PGA Setting: 0 dB	A-weighted	-	88	-	dB
	unweighted	-	86	-	dB
PGA Setting: +12 dB	A-weighted	-	78	-	dB
	unweighted	-	75	-	dB
Total Harmonic Distortion + Noise					
PGA Setting: 0 dB	-1 dBFS	-	-77	-	dB
PGA Setting: +12 dB	-1 dBFS	-	-64	-	dB
Common Mode Rejection (Note 12)		-	40	-	dB
MIC1/MIC2 to PREAMP to PGA to ADC, MIC_PREAMPx = +20 dB Gain					
Dynamic Range (Note 13)					
PGA Setting: 0 dB	A-weighted	-	82	-	dB
	unweighted	-	79	-	dB
PGA Setting: +12 dB	A-weighted	-	70	-	dB
	unweighted	-	67	-	dB
Total Harmonic Distortion + Noise					
PGA Setting: 0 dB	-1 dBFS	-	-71	-	dB
PGA Setting: +12 dB	-1 dBFS	-	-63	-	dB
Common Mode Rejection (Note 12)		-	40	-	dB
DC Accuracy					
Interchannel Gain Mismatch		-	0.2	-	dB
Gain Drift		-	±100	-	ppm/°C
Offset Error		-	352	-	LSB




ANALOG INPUT TO SERIAL PORT CHARACTERISTICS (CONTINUED)

Test Conditions (unless otherwise specified): Connections to the CS42L73 are shown in the “[Typical Connection Diagram](#)” on [page 17](#); Input is a 1-kHz sine wave through the passive input filter shown in [Figure 1](#); GND = AGND = PGND = CPGND = DGND = 0 V; all voltages are with respect to ground (GND); VA = 1.80 V; T_A = +25 °C; Measurement Bandwidth is 20 Hz to 20 kHz; Fs = 48 kHz ([Note 10](#)); ASP is used and is in slave mode with Fs_{ext} = 48 kHz; MIC_PREAMPx = +10 dB, PGAxVOL = 0 dB; Mixer Attenuation and Digital Volume = 0 dB, Digital Mute is disabled.

Parameters (Note 2) (Note 11)	Min	Typ	Max	Units	
Input					
Interchannel Isolation (1 kHz) LINEINA to LINEINB, PGAxVOL = +12 dB MIC1 to MIC2, MIC_PREAMPx = +20 dB, PGAxVOL = +12 dB	-	90	-	dB	
HP Amp to Analog Input Isolation (Note 14) R _L = 3 kΩ R _L = 16 Ω	84 77	90 83	-	dB dB	
Full-scale Signal Input Voltage LINEINA/LINEINB (Note 15) PGAxVOL = 0 dB PGAxVOL = +12 dB	0.78•VA -	0.82•VA 0.198•VA	0.86•VA -	V _{PP} V _{PP}	
Full-scale Signal Input Voltage MIC1/MIC2 (Note 15) MIC_PREAMPx = +10 dB, PGAxVOL = +0 dB MIC_PREAMPx = +20 dB, PGAxVOL = +0 dB MIC_PREAMPx = +10 dB, PGAxVOL = +12 dB MIC_PREAMPx = +20 dB, PGAxVOL = +12 dB	- - - -	0.258•VA 0.081•VA 0.064•VA 0.020•VA	- - - -	V _{PP} V _{PP} V _{PP} V _{PP}	
LINEIN_REF/MICx_REF Input Voltage (Note 16)	-	-	0.300	V _{PP}	
Input Impedance (Note 17), LINEINA/LINEINB	1 kHz	50	-	kΩ	
Input Impedance (Note 17), MIC1/MIC2	1 kHz	1.0	-	MΩ	
DC Voltage at Analog Input (Pin Floating)	-	0.50•VA	-	V	
LINEINA/LINEINAB PSRR - 100 mV _{PP} signal AC-coupled to VA supply (Note 18) - LINEINA and LINEINB connected to LINEIN_REF - PGAxVOL = 0 dB	217 Hz 1 kHz 20 kHz	- - -	50 65 40	- - -	dB dB dB
MIC1/MIC2 PSRR - 100 mV _{PP} signal AC-coupled to VA supply (Note 18) - MICx connected to MICx_REF - MIC_PREAMPx = +20 dB, PGAxVOL = +12 dB	217 Hz 1 kHz 20 kHz	- - -	50 65 35	- - -	dB dB dB

Notes:

- Fs is the sampling frequency used by the core and the A/D and D/A converters. For specifications, a default value of 48 kHz is used. Refer to section “[Applications](#)” on [page 41](#) for a description of how Fs relates to the CS42L73’s clock inputs.
- Measures are referred to the applicable typical full-scale voltages. Applies to all THD+N and dynamic range values in the table.
- Refer to [Figure 3](#) below.
- Includes noise from MICx_BIAS output through series 2.21 kΩ series MIC resistor to MICx. Refer to [Figure 2](#) below. Input signal is -60 dB down from corresponding full-scale voltage.
- Measurement taken with the following analog gain settings:
 - LINEINA/LINEINB: PGAxVOL = +12 dB
 - MIC1/MIC2: MIC_PREAMPx = +20 dB, PGAxVOL = +12 dB
 - HPxAVOL = +2 dB for R_L = 3 kΩ, -4 dB for R_L = 16 Ω
- The full-scale input voltages given refer to the maximum voltage difference between the LINEINx/MICx and LINEIN_REF/MICx_REF pins. Providing an input signal at these pins that exceeds the full-scale input voltage will result in the clipping of the analog signal.
- The PGA output clips if the voltage difference between the LINEINx/MICx and LINEIN_REF/MICx_REF signals exceeds the full-scale voltage specification. If the LINEIN_REF/MICx_REF signal level exceeds the specified maximum value, PGA linearity may be degraded and analog input performance may be adversely affected. Refer to [Figure 4](#) below.
- Measured between LINEINx/MICy and AGND. Input impedance can vary from nominal value by ±20%.
- The PGA is biased with ANA_VQ, created by a resistor divider from the VA supply. Increasing the capacitance on ANA_VQ will increase the PSRR at low frequencies.


Figure 2. MICx Dynamic Range Test Configuration

Figure 3. Analog Input CMRR Test Setup

Figure 4. LINEIN_REF/MICx_REF Input Voltage Test Setup

STEREO-ADC AND DUAL-DIGITAL-MIC DIGITAL FILTER CHARACTERISTICS

Test Conditions (unless otherwise specified): $F_s = 48$ kHz (Note 10), $f_{\text{DMIC_SCLK}} = 3.072$ MHz (Note 19).

Parameters (Note 2)	Min	Typ	Max	Units
Low-Pass Filter Characteristics (Note 20)				
Frequency Response (20 Hz to 20 kHz)	-0.07	-	+0.02	dB
Passband	to -0.05 dB corner	0.41	-	Fs
	to -3.0 dB corner	0.49	-	Fs
Stopband (Note 21)	0.60	-	-	Fs
Stopband Attenuation	33	-	-	dB
Total Input Path Digital Filter Group Delay	-	$4.3/F_s$	-	s
High-Pass Filter Characteristics (Note 20) (Note 22)				
Passband	to -3.0 dB corner	4.10×10^{-5}	-	Fs
	to -0.05 dB corner	3.57×10^{-4}	-	Fs
Passband Ripple	-	-	0.01	dB
Phase Deviation @ 20 Hz	-	5.30	-	Deg
Filter Settling Time (input signal goes to 95% of its final value)	-	$12.2 \times 10^3 / F_s$	-	s

Notes:

19. Refer to section “Digital Microphone (DMIC) Interface” on page 60 for a description of how the digital mic shift clock frequency ($f_{\text{DMIC_SCLK}}$) relates to the CS42L73’s internal master clock rate.
20. Responses are clock-dependent and will scale with F_s . Note that the response plots (Figures 48 to 52 on pages 127 and 128) have been normalized to F_s and can be denormalized by multiplying the X-axis scale by F_s .
21. Measurement Bandwidth is from Stopband to 3 F_s .
22. High-pass filter is applied after low-pass filter.

THERMAL OVERLOAD DETECT CHARACTERISTICS

Test Conditions: Connections to the CS42L73 are shown in the “[Typical Connection Diagram](#)” on [page 17](#); GND = AGND = PGND = CPGND = DGND = 0 V; all voltages are with respect to ground (GND); VA = 1.80 V.

Parameters	Min	Typ	Max	Units	
Thermal Overload Detect Threshold Characteristics					
Threshold Junction Temperature (T _J) (Note 23)	THMOVLD_THLD[1:0] = 00b	-	150	-	°C
	THMOVLD_THLD[1:0] = 01b	-	132	-	°C
	THMOVLD_THLD[1:0] = 10b	-	115	-	°C
	THMOVLD_THLD[1:0] = 11b	-	98	-	°C

Notes:

23. The thermal overload detect threshold temperature level can vary from the nominal value by ± 10 °C.

ASRC DIGITAL FILTER CHARACTERISTICS

Test Conditions (unless otherwise specified): F_s = 48 kHz ([Note 10](#)); F_{s_{ext}} = 48 kHz ([Note 24](#)).

Parameters (Note 2) (Note 25)	Min	Typ	Max	Units	
Low-Pass Filter Characteristics (Note 24)					
Frequency Response (0 Hz to 20 kHz)	-0.07	-	+0.04	dB	
Passband	to -0.05 dB corner	-	0.48	-	F _{s_{ext}}
	to -3.0 dB corner	-	0.50	-	
Stopband	0.55	-	-	F _{s_{ext}}	
Stopband Attenuation	125	-	-	dB	
Total ASRC Group Delay	-	(Note 26)	-	s	

Notes:

24. F_{s_{ext}} is the sample rate of the serial port (XSP, ASP, or VSP) interface.

25. Refer to Response plots in [Figures 53](#) and [54](#) on [page 129](#).

26. The equations for the group delay through the sample rate converters are:

- Input (from the serial ports to the core): $6.9/F_{s_{ext}} + 3.0/F_s$
- Output (from the core to the serial ports): $2.6/F_{s_{ext}} + 14.1/F_s$.

A plot of ASRC group delay values for the extreme supported internal sample rates (F_s) and standard audio sample rates is found in section “[Group Delay](#)” on [page 130](#).