# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China






## 130-dB, 32-Bit High-Performance DAC with Integrated Headphone Driver and Impedance Detection

System Features	Direct Stream Digital (DSD <sup>®</sup> ) path
•	
• Enhanced $\Delta\Sigma$ oversampling DAC architecture	<ul> <li>Patented DSD processor</li> </ul>
— 32-bit resolution	<ul> <li>On-chip 50-kHz filter to meet Scarlet Book Super</li> </ul>
<ul> <li>Up to 384-kHz sampling rate</li> </ul>	Audio Compact Disk (SACD) recommendations
<ul> <li>Low clock jitter sensitivity</li> </ul>	<ul> <li>Matched PCM and DSD analog output levels</li> </ul>
— Auto mute detection	<ul> <li>– Nondecimating volume control with 0.5-dB step size and soft ramp</li> </ul>
<ul> <li>Integrated high performance, ground-centered stereo headphone outputs</li> </ul>	<ul> <li>DSD and Pulse-code modulation (PCM) mixing for alerts</li> </ul>
<ul> <li>— 130-dB dynamic range (A-weighted)</li> </ul>	— Dedicated DSD and DoP pin interface
<ul> <li>— –108-dB total harmonic distortion + noise (THD+N)</li> </ul>	Serial audio input path
— 110-dB interchannel isolation	
— Headphone power output	<ul> <li>Five selectable digital filter responses</li> </ul>
	<ul> <li>Low-latency mode minimizes pre-echo</li> </ul>
$-30$ mW per channel into 32 $\Omega$	<ul> <li>– 110 dB of stopband attenuation</li> </ul>
$-5$ mW per channel into 600 $\Omega$	<ul> <li>— Supports sample rates from 32 to 384 kHz</li> </ul>
Headphone detection	<ul> <li>— I<sup>2</sup>S, right-justified, left-justified, TDM, and</li> </ul>
<ul> <li>Headphone DC and AC impedance measurement</li> </ul>	DSD-over-PCM (DoP) interface
<ul> <li>Headphone plug-in detection</li> </ul>	<ul> <li>Master or slave operation</li> </ul>
<ul> <li>Popguard<sup>®</sup> technology eliminates pop noise</li> </ul>	<ul> <li>Volume control with 0.5-dB step size and soft ramp</li> </ul>
Integrated PLL	— 44.1 kHz deemphasis and inverting feature
— Support for 11.2896-/22.5792-, 12.288-/24.576-, 9.6-/	Alternate headphone input
19.2-, 12-/24-, and 13-/26-MHz system MCLK rates	40-pin QFN or 42-ball CSP package option
<ul> <li>Reference clock sourced from XTI/MCLK pin</li> </ul>	Applications
<ul> <li>— System clock output</li> </ul>	
Mono mode support	• Smart phones, tablets, portable media players, laptops,
	digital headphones, powered speakers, AVR, home

I<sup>2</sup>C control—up to 1 MHz

theater systems, Blu-ray/DVD/SACD players and pro audio







## **General Description**

The CS43130 is a high-performance, 32-bit resolution, stereo audio DAC that supports up to 384-kHz sampling frequency with integrated low-noise ground-centered headphone amplifiers. The advanced 32-bit oversampled multibit modulator with mismatch shaping technology eliminates distortion due to on-chip component mismatch. Proprietary digital-interpolation filters support five selectable filter responses with pseudo-linear phase and ultralow latency to minimize pre-echos and ringing artifacts. Other features include volume control with 0.5-dB steps and digital deemphasis for 44.1-kHz sample rate.

The integrated ground-centered stereo headphone amplifiers are capable of delivering more than 30 mW into  $32-\Omega$  load or 5 mW into  $600-\Omega$  load per channel. Proprietary headphone impedance detection enables wide-band impedance detection for further digital post-processing. An internal stereo audio switch with true bypass supports an alternate analog input path for interfacing with external audio sources to minimize the overall bill-of-materials cost and PCB area.

The patented on-chip DSD processor preserves audio integrity by allowing signal processing such as volume control and 50-kHz Scarlet Book recommended filtering to be applied directly to the DSD stream without an intermediate decimation stage. Additional features like volume matching and channel mixing enable seamless transition between DSD and PCM playback paths.

The CS43130 accepts I<sup>2</sup>S, right-justified, left-justified, and TDM-format PCM data at sample rates from 32 to 384 kHz. The industry-standard high-speed I<sup>2</sup>C interface capable of up to 1-MHz operation provides easy configuration control. An integrated PLL allows for maximum clocking flexibility in any system. Popguard<sup>®</sup> technology eliminates output transients upon power-up or power-down events.

The CS43130 is available in a commercial-grade 42-ball WLCSP or 40-pin QFN package for operation from –10°C to +70°C.



## **Table of Contents**

1	Pin Assignments and Descriptions	
•	1 1 40 Din OEN (Ton Down Through Dookage View)	• 7
	1.1 40-Pin QFN (Top-Down, Through-Package View) 1.2 42-Ball WLCSP (Top-down, Through-Package View)	. 4
	1.2 42-Ball WLCSP (Top-down, Through-Package view)	. ວ
	1.3 Pin Descriptions	. 6
	1.3 Pin Descriptions	. 8
2	Typical Connection Diagram	10
3	Characteristics and Specifications	11
	Table 3-1 Parameter Definitions	11
	Table 3-1. Parameter Definitions         Table 3-2. Recommended Operating Conditions	11
	Table 3-3. Absolute Maximum Ratings         Table 3-4. Analog Output Characteristics (HV_EN = 1)         Table 3-5. Analog Output Characteristics (HV_EN = 0)	12
	Table 3.4 Analog Output Characteristics (H)/ EN = 1)	12
	Table 3.5 Analog Output Characteristics $(HV = I)$	12
	Table 3-5. Analog Output Characteristics ( $\Pi V \_ E N = 0$ )	13
	Table 3-6.    Headphone Load Measurement	15
	Table 3-7. Alternate Headphone Path         Table 3-8. Combined DAC Digital, On-Chip Analog and	16
	Table 3-8. Combined DAC Digital, On-Chip Analog and	
	HPOUTx Filter Characteristics	16
	HPOUTx Filter Characteristics Table 3-9. DAC High-Pass Filter (HPF) Characteristics Table 3-10. DSD Combined Digital and On-Chip Analog	18
	Table 3-10. DSD Combined Digital and On-Chip Analog	
	Filter Response	18
	Table 3-11. Digital Interface Specifications and Characteristics	19
	Table 3-12. CLKOUT Characteristics	19
	Table 3-13. PLL Characteristics	
	Table 2-10. T LL Onaracteristics	20
	Table 3-14. Crystal Characteristics         Table 3-15. Power-Supply Rejection Ratio (PSRR)	20
	Characteristics	~~
	Characteristics	20
	Table 3-16. DC Characteristics	20
	Table 3-17. Power Consumption	
	Table 3-18.         Serial-Port Interface Characteristics	21
	Table 3-19. DSD Switching Characteristic	22
	Table 3-19. DSD Switching Characteristic         Table 3-20. I <sup>2</sup> C Slave Port Characteristics	23
4	Functional Description	24
	4.1 Overview	
	4.2 Analog Outputs	
	4.3 Class H Amplifier Output	
	4 4 Alternate Headphone Inputs	32
	<ul><li>4.4 Alternate Headphone Inputs</li><li>4.5 Headphone Presence Detect and Output Load Detection</li></ul>	22
	4.6 Clocking Architecture	26
	4.6 Clocking Architecture	20
	4.7 Clock Oulput and Fractional-N PLL	39
	4.8 Filtering Options	41
	4.9 Audio Šerial Port (ASP)	42
	4.10 DSD Interface	50
	4.11 DSD and PCM Mixing	52
	4.12 Standard Interrupts	52
	4.13 Control Port Operation	53
	· · · · · · · · · · · · · · · · · · ·	

5 Applications	. 56
5.1 PLL Clocking	56
5.2 Power Sequencing	56
5.2 Crustel Tuning	. 50
5.3 Crystal Tuning	. 30
5.4 Alert Mixing Shutdown	. 5/
5.5 Enable/Disable Nonoversampling Filter	. 57
5.6 Enable/Disable Alternate Headphone Path (HPINx)	. 58
5.7 Headphone Power Down Sequences	. 59
5.8 Headphone Power-Up Initialization	. 61
5.9 Headphone Power-Un Sequence	62
5.10 Example Sequences	. 64
5.10 Example Sequences	82
6 Register Quick Reference	91
7 Register Descriptions	05
7.1 Global Registers	
7.2 PLL Registers	. 90
7.3 ASP and XSP Registers	100
7.4 DSD Registers 7.5 Headphone and PCM Registers	106
7.5 Headphone and PCM Registers	109
7.6 Interrupt Status and Mask Registers	115
8 PCB Layout Considerations	121
8.1 Power Supply	121
8.2 Grounding	121
8.3 HPREFA and HPREFB Routing	121
8.4 QFN Thermal Pad	121
9 Performance Plots	122
9.1 Digital Filter Response	122
10 Package Dimensions	
10.1 40-Pin QFN Package Dimensions	134
10.1 40-FILL QEN FACKAGE DIMENSIONS	104
10.2 42-Ball WLCSP Package Dimensions	135
11 Thermal Characteristics	
12 Ordering Information	136
13 References	136
14 Revision History	136



## 1 Pin Assignments and Descriptions

## 1.1 40-Pin QFN (Top-Down, Through-Package View)




Figure 1-1. Top-Down (Through-Package) View—QFN 40-Pin Diagram



## 1.2 42-Ball WLCSP (Top-down, Through-Package View)




Figure 1-2. Top-Down (Through-Package) View—42-Ball WLCSP Package



## 1.3 Pin Descriptions

#### Table 1-1. Pin Descriptions

Pin Name	QFN Pin #	WLCSP Ball	Power Supply		Pin Description	Internal Connection	Digital I/O Driver	Digital I/O Receiver
					Digital I/O			
ADR	30	C2	VL	Ι	Address Bit (I <sup>2</sup> C). In I <sup>2</sup> C Mode, ADR is a chip address pin.	_	_	_
CLKOUT	33	B2	VL		<b>CLK Output.</b> Single-ended clock output sourced from PLL or buffered crystal.	Weak pull-down	CMOS output	—
SCLK1	34	A2	VL	I/O	Serial Audio Input Bit Clock 1. Serial bit clock for audio data on the SDIN pins.	Weak pull-down	CMOS output	Hysteresis on CMOS input
LRCK1	38	В3	VL	I/O	Serial Audio Input Left/Right Clock. Word-rate clock for the audio data on the SDIN pins.	Weak pull-down	CMOS output	Hysteresis on CMOS input
SDIN1	2	A6	VL	Ι	Serial Audio Input Data Port. Audio data serial input pin 1.	Weak pull-down	_	Hysteresis on CMOS input
DSDA/ SDIN2	40	A5	VL	I	<b>DSD Data Input A/Serial Data In 2.</b> DSD audio or PCM audio data serial input pin 2.	Weak pull-down	_	Hysteresis on CMOS input
DSDB/ LRCK2	29	C1	VL		<b>DSD Data Input B/Serial Audio Input Left/Right Clock 2.</b> DSD audio data serial input pin or word rate clock for the audio data on the SDIN2 pin.	Weak pull-down	CMOS output	Hysteresis on CMOS input
DSDCLK/ SCLK2	32	B1	VL	I/O	<b>DSD Clock Input/Serial Audio Input Bit Clock 2.</b> DSD clock input. Serial bit clock for audio data on the SDIN2 pin.	Weak pull-down	CMOS output	Hysteresis on CMOS input
INT	27	C5	VP	0	<b>Interrupt.</b> When pulled up, works as system interrupt pin. Open drain, active low programmable.	_	CMOS open-drain output	_
RESET	28	C4	VP	Ι	System Reset. The device enters system reset when enabled.	_	_	Hysteresis on CMOS input
SDA	39	B4	VL	I/O	Serial Control Data I/O (I <sup>2</sup> C). In I <sup>2</sup> C Mode, SDA is the control I/O data line.	_	CMOS open-drain output	Hysteresis on CMOS input
SCL	1	B5	VL	I	<b>Software Clock (I<sup>2</sup>C).</b> Serial control interface clock used to clock control data bits into and out of the CS43130.	_	_	Hysteresis on CMOS input
XTI/MCLK	37	A4	VL	I	<b>Crystal/Oscillator Input/MCLK In.</b> Crystal or digital clock input for the master clock.	Weak pull-down	—	Hysteresis on CMOS input
XTO	36	A3	VL	0	Crystal/Oscillator Output. Crystal output.	Weak pull-down	CMOS output	—
					Analog I/O 🔵			
FILT+	5	D4	VA	0	Positive/Negative Voltage Reference. Positive/negative	—	—	_
FILT- HP_ DETECT	6 22	D5 F4	VP	I	reference voltage for DAC. <b>Headphone Detect.</b> Can be configured to be debounced on unplugged and plugged events before it is presented as a parietor protocological details of the second debounced on the second debounced debounced debounced on the second debounced debo	_	Hi-Z	_
HPINB	15	F3	VCP		noninterrupt status bit (HPDETECT). Headphone Audio Input. For interfacing low power audio source,	Weak		
HPINA	12	G5	FILT±		an alternate analog input path for the headphone output. Refer to analog specification table for full-scale input level.	pull-down		
HPOUTB HPOUTA	16 14	G3 G4	VCP_ FILT±	0	Headphone Audio Output. Refer to analog specification table for full-scale output level.	—	_	
HPREFB HPREFA	17 13	E3 E4	VCP_ FILT±	I	Headphone Output Reference. Reference for headphone amplifier and detect.	_	_	_
					Power Supplies 🥢			
VL	31	A1	N/A	- 1	Logic Power. Input/Output power supply, typically +1.8 V.			



Pin Name	QFN Pin #	WLCSP Ball	Power Supply		Pin Description	Internal Connection	Digital I/O Driver	Digital I/C Receiver
VD	4	C6	N/A	I	<b>Internal Digital Power.</b> Internal digital power supply, typically +1.8 V.			
VA	7	D6	N/A	Ι	Analog Power. Power supply for the internal analog section.	—	—	_
VCP	25	D2	N/A	I	<b>Charge Pump Supply.</b> Provides charge pump voltage to the headphone Class H analog output circuit.	_	_	
VP	26	D1	N/A	Ι	<b>Battery supply</b> . Provides voltage to the headphone Class H circuit.	_	_	
					Ground 🔴			
GNDD	35	C3	N/A	Ι	<b>Digital and I/O Ground.</b> Ground for the I/O and core logic. GNDA, GNDCP, and GNDD must be connected to a common ground area under the chip.	_	_	_
GNDA	8	E5	N/A	Ι	<b>Analog Ground.</b> Ground reference for the internal analog section. GNDA, GNDCP, and GNDD must be connected to a common ground area under the chip.	_	_	_
GNDCP	19	F2	N/A	I	<b>Charge Pump Ground.</b> Ground reference for the charge pump section. GNDA, GNDCP, and GNDD must be connected to a common ground area under the chip.	_	_	_
					Charge Pump 🛞			
VCP_FILT+	21	E2	VCP/	I/O		—	_	—
VCP_FILT-	18	G2	VP 1		the inverting charge pump that provides the positive/negative rail for the analog output. When operating in external VCP_FILT mode, these pins can directly take in supply voltage.			
–VA	9	E6	VA	0	VA Negative Charge Pump Output. Negative charge pump output for DAC rail. It is derived from VA.	_	—	_
FLYP_VA	10	F6	VA	0		—	_	_
FLYN_VA	11	G6			negative nodes for the DAC negative charge pump's flying capacitor.			
FLYP_VCP	24	E1	VCP/ VP 1	0	<b>-VCP Charge Pump Cap Positive Node</b> . Positive node for the analog output negative charge pump's flying capacitor.		_	_
FLYC_VCP	23	F1	VCP/ VP <sup>1</sup>	0	-VCP Charge Pump Cap Center Node. Center node for the analog output negative charge pump's flying capacitor.		—	—
FLYN_VCP	20	G1	VCP_ FILT±	0	<b>-VCP Charge Pump Cap Negative Node.</b> Negative node for the analog output negative charge pump's flying capacitor.	—	—	—
					Test			
TSO	3	B6	N/A	I/O	Test Output.		_	_
TSI		D3, F5			Test Input.		_	

#### Table 1-1. Pin Descriptions (Cont.)

1. The power supply is determined by ADPT\_PWR setting (see Section 4.3.1). VP is used if ADPT\_PWR = 001 (VP\_LDO Mode) or when necessary for ADPTPWR = 111 (Adapt-to-Signal Mode).



## 1.4 Electrostatic Discharge (ESD) Protection Circuitry



ESD-sensitive device. The CS43130 is manufactured on a CMOS process. Therefore, it is generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken while handling and storing this device. This device is qualified to current JEDEC ESD standards.

Fig. 1-3 provides a composite view of the ESD domains showing the ESD protection paths between each pad and the substrate (GND), as well as the interrelations between some domains. Note that this figure represents the structure for the internal protection devices and that additional protections can be implemented as part of the integration into the board.




Figure 1-3. Composite ESD Topology

Table 1-2 shows the individual ESD domains and lists the pins associated with each domain.

Table 1-2. ESD Domains

ESD Domain	Signal Name (See * in Topology Figures for Pad)	Тороlоду
VL/GNDD	ADR DSDCLK/SCLK2 SCL SDA DSDB/LRCK2 DSDA/SDIN2 SDIN1 LRCK1 SCLK1 CLKOUT XTI/MCLK XTO	Substrate




## Table 1-2. ESD Domains (Cont.)

ESD Domain	Signal Name (See * in Topology Figures for Pad)	Тороlоду
VA/–VA	FLYN_VA FLYP_VA FILT+ FILT-	Substrate
VP/GNDCP VP/VCP_FILT- VCP_FILT+/ VCP_FILT-	RESET INT FLYP_VCP FLYC_VCP HP_DETECT FLYN_VCP HPINA HPOUTA HPOUTA HPOUTB HPREFA HPREFB	VP/GNDCP Domain VCP_FILT+/VCP_FILT- Domain VCP_FILT+ Substrate



## 2 Typical Connection Diagram



#### Figure 2-1. Typical Connection Diagram

#### **Note:** 1. The value for $R_{P,I}$ can be determined by the interrupt pin specification in Table 3-11.



## **3** Characteristics and Specifications

Table 3-1 defines parameters as they are characterized in this section.

#### Table 3-1. Parameter Definitions

Parameter	Definition
Dynamic range	The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. A signal-to-noise ratio measurement over the specified bandwidth made with a –60-dB signal; 60 dB is added to resulting measurement to refer the measurement to full scale. This technique ensures that distortion components are below the noise level and do not affect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17–1991, and the Electronic Industries Association of Japan, EIAJ CP–307. Dynamic range is expressed in decibel units.
Gain drift	The change in gain value with temperature, expressed in ppm/°C units.
Idle channel noise	The rms value of the signal with no input applied (properly back-terminated analog input, digital zero, or zero modulation input). Measured over the specified bandwidth.
Interchannel gain mismatch	The gain difference between left and right channel pairs. Interchannel gain mismatch is expressed in decibel units.
Interchannel phase mismatch	The phase difference between left and right channel pairs at 997-Hz sine wave input. Interchannel phase mismatch is expressed in degree units (with respect to 997-Hz sine wave input).
Interchannel isolation	A measure of cross talk between the left and right channel pairs. Interchannel isolation is measured for each channel at the converter's output with no signal to the input under test and a full-scale signal applied to the other channel. Interchannel isolation is expressed in decibel units.
Load resistance and capacitance	The recommended minimum resistance and maximum capacitance required for the internal op-amp's stability and signal integrity. The load capacitance effectively moves the band-limiting pole of the amp in the output stage. Increasing load capacitance beyond the recommended value can cause the internal op-amp to become unstable.
Output offset voltage	The DC offset voltage present at the amplifier's output when its input signal is in a mute state. The offset exists due to CMOS process limitations and is proportional to analog volume settings. When measuring the offset out of the headphone amplifier, the headphone amplifier is ON.
Total harmonic distortion + noise (THD+N)	The ratio of the rms sum of distortion and noise spectral components across the specified bandwidth (typically 20 Hz–20 kHz) relative to the rms value of the signal. THD+N is measured at –1 and –20 dBFS for the analog input and at 0 and –20 dB for the analog output, as suggested in AES17–1991 Annex A. THD+N is expressed in decibel units.
Turn-on time	Turn-on time is measured from when the PDN_HP = 0 ACK signal is received to when the signal appears on the HP output.

#### Table 3-2. Recommended Operating Conditions

GNDD = GNDA= GNDCP = 0 V, all voltages with respect to ground.

	Parameters	1	Symbol	Minimum	Maximum	Units
DC power supply	Analog		VA	1.66	1.94	V
	Charge pump		VCP	1.66	1.94	V
	Filtered charge pump	EXT_VCPFLT = 1	VCP_FILT+	2.85	3.15	V
			VCP_FILT-	-3.15	-2.85	V
	Battery supply	HV_EN = 0, EXT_VCPFILT = 0 HV_EN = 1, EXT_VCPFILT = 0 EXT_VCPFILT = 1		3.0 3.3 3.3	5.25 5.25 5.25	V V V
	Digital Interface		VL	1.66	1.94	V
	Digital Internal		VD	1.66	1.94	V
External voltage applied to pin <sup>2,3</sup>		HP_DETECT pin VCP_FILT± domain pins <sup>4</sup> VL domain pins VA domain pins VP domain pins	V <sub>VCPF</sub> V <sub>VL</sub> V <sub>VA</sub>	-0.3 - VCP_FILT- -0.3 - VCP_FILT- -0.3 -0.3 -0.3	VP + 0.3 0.3 + VCP_FILT+ VL + 0.3 VA + 0.3 VP + 0.3	V V V V
Ambient temperatur	re		T <sub>A</sub>	-10	+70	°C

1. Device functional operation is guaranteed within these limits. Functionality is not guaranteed or implied outside of these limits. Operation outside of these limits may adversely affect device reliability.

2. The maximum over/undervoltage is limited by the input current.

3. Table 1-1 lists the power supply domain in which each CS43130 pin resides.

4.VCP\_FILT± is specified in Table 3-16.



#### Table 3-3. Absolute Maximum Ratings

GNDD = GNDA= GNDCP = 0 V; all voltages with respect to ground.

Parameters		Symbol	Minimum	Maximum	Units
DC power supply	Analog	VA	-0.3	2.33	V
	Battery	VP	-0.3	6.3	V
	Charge pump	VCP	-0.3	2.33	V
	Filtered charge pump (positive)	VCP_FILT+	-0.3	3.3	V
	Filtered charge pump (negative)	VCP_FILT-	0.3	-3.3	V
	Digital interface	VL	-0.3	2.33	V
	Digital internal	VD	-0.3	2.33	V
Input current <sup>1</sup>		l <sub>in</sub>	_	±10	mA
Ambient operating temperature (power applied)		T <sub>A</sub>	-50	+115	°C
Storage temperature		T <sub>stg</sub>	-65	+150	°C

**Caution:** Stresses beyond "Absolute Maximum Ratings" levels may cause permanent damage to the device. These levels are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Table 3-2, "Recommended Operating Conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

1. Any pin except supplies and HPINx. Transient currents of up to ±100 mA on the analog input pins do not cause SCR latch-up.

#### Table 3-4. Analog Output Characteristics (HV\_EN = 1) 1

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43130 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; HV\_EN = 1; ASP\_M/Sb = 1; typical, min/max performance data taken with VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; TA = +25°C; measurement bandwidth is 20 Hz–20 kHz; ASP\_SPRATE = 0001 (LRCK = 44.1-kHz mode); PDN\_XTAL = 0, MCLK\_INT = 1, and MCLK\_SRC\_SEL = 00 (crystal frequency f<sub>XTAL</sub> = 22.5792 MHz); Volume = 0 dB; when testing in DSD processor mode, DSD\_ZERODB = 1; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on HPREFx.

	PCM and DSD Process	or Mode Parameter <sup>2,3,4</sup>		Minimum	Typical	Maximum	Units
HPOUTx R <sub>L</sub> = 10 kΩ C <sub>L</sub> = 200 pF OUT_FS = 11	Dynamic range (defined in Table 3-1)	24-bit, 32-bit, DSD 16-bit	A-weighted Unweighted A-weighted Unweighted	124 121 91 88	130 127 97 94	 	dB dB dB dB
Volume = 0 dB <sup>5</sup> , unless otherwise specified	THD+N (defined in Table 3-1)	24-bit, 32-bit, DSD 16-bit	0 dB -20 dB -60 dB 0 dB -20 dB -60 dB		-108 -97 -67 -94 -74 -34	-101  -61 -88  -28	dB dB dB dB dB dB
	Idle channel noise (A-weighted) (defined in Table 3-1)	24-bit, 32-bit, DSD		—	0.55	—	μV
	Full-scale output voltage	9		4.66	4.90	5.14	Vpp
	Interchannel isolation 6(	defined in Table 3-1)	217 Hz 1 kHz 20 kHz		110 95 68	— — —	dB dB dB
HPOUTx $R_L = 600 \Omega$ $C_L = 200 pF$ $OUT_FS = 11$	Dynamic range (defined in Table 3-1)	24-bit, 32-bit, DSD 16-bit	A-weighted Unweighted A-weighted Unweighted	124 121 91 88	130 127 97 94	 	dB dB dB dB
Volume = 0 dB <sup>5</sup> , unless otherwise specified	THD+N (defined in Table 3-1)	24-bit, 32-bit, DSD 16-bit	0 dB -20 dB -60 dB 0 dB -20 dB -60 dB		-108 -97 -67 -94 -74 -34	-101 61 88 	dB dB dB dB dB dB
	Idle channel noise (A-weighted) (defined in Table 3-1)	24-bit, 32-bit, DSD		—	0.55	—	μV
	Full-scale output voltage	9		4.66	4.90	5.14	Vpp
	Output power			—	5	—	mW
	Interchannel isolation <sup>6</sup> (	defined in Table 3-1)	217 Hz 1 kHz 20 kHz		110 95 68		dB dB dB



#### Table 3-4. Analog Output Characteristics (HV\_EN = 1) 1 (Cont.)

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43130 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; HV\_EN = 1; ASP\_M/Sb = 1; typical, min/max performance data taken with VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; TA = +25°C; measurement bandwidth is 20 Hz–20 kHz; ASP\_SPRATE = 0001 (LRCK = 44.1-kHz mode); PDN\_XTAL = 0, MCLK\_INT = 1, and MCLK\_SRC\_SEL = 00 (crystal frequency  $f_{XTAL} = 22.5792$  MHz); Volume = 0 dB; when testing in DSD processor mode, DSD\_ZERODB = 1; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on HPREFx.

	PCM and DSD Processor Mode Parameter <sup>2,3,4</sup>		Minimum	Typical	Maximum	Units
Other characteristics	Interchannel gain mismatch (defined in Table 3-1)		—	±0.1	—	dB
for HPOUTx	Interchannel phase mismatch (defined in Table 3-1)		—	±0.05	—	0
	Output offset voltage: Mute (defined in Table 3-1)		_	±0.5	±1	mV
	Gain drift (defined in Table 3-1)		_	±100	_	ppm/°C
	Load resistance (RL)		600	_	_	Ω
	Load capacitance (CL)		_	_	1	nF
	Turn-on time (defined in Table 3-1)		_	_	10	ms
	Click/pop during PDN_HP enable or disable	A-weighted	_	_	-60	dBV

1. This table also applies to external VCP\_FILT supply mode: CS43130 power up procedure is per description in Section 5.10.1; EXT\_VCPFILT = 1;

VCP\_FILT+ and VCP\_FILT- comply to Table 3-2 when EXT\_VCPFILT = 1; in this mode, HV\_EN setting becomes don't care.


2.One LSB of triangular PDF dither is added to PCM data.

3. Referred to the typical full-scale voltage. Applies to all THD+N and dynamic range values in the table.

4.DSD performance may be limited by the source recording. 0 dB-SACD = 50% modulation index.

5. The volume must be configured as indicated to achieve specified output characteristics.

6. Output test configuration. Symbolized component values are specified in the test conditions.



#### Table 3-5. Analog Output Characteristics (HV\_EN = 0) <sup>1</sup>

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43130 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; HV\_EN = 0; ASP\_M/Sb = 1; typical, min/max performance data taken with VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; TA =  $+25^{\circ}$ C; measurement bandwidth is 20 Hz–20 kHz; ASP\_SPRATE = 0001 (LRCK = 44.1-kHz mode); PDN\_XTAL = 0, MCLK\_INT = 1, and MCLK\_SRC\_SEL = 00 (crystal frequency f<sub>XTAL</sub> = 22.5792 MHz); Volume = 0 dB; when testing in DSD processor mode, DSD\_ZERODB = 1; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on HPREFx.

	PCM and DSD Process	or Mode Parameter 2,3,4		Minimum	Typical	Maximum	Units
HPOUTx;	Dynamic range (defined in Table 3-1)	24-bit, 32-bit, DSD	A-weighted Unweighted		128 125	—	dB dB
C <sub>L</sub> = 200 pF OUT_FS = 10		16-bit	A-weighted Unweighted	91	97 94		dB dB
Volume = 0 dB, <sup>5</sup> unless otherwise specified	THD+N (defined in Table 3-1)	24-bit, 32-bit, DSD	0 dB –20 dB –60 dB	—	-109 -95 -65	-103  -59	dB dB dB
		16-bit	0 dB -20 dB -60 dB	_ _	-94 -74 -34	-88 	dB dB dB
	Idle channel noise (A-weighted) (defined in Table 3-1)	24-bit, 32-bit, DSD		—	0.55	—	μV
Fu	Full-scale output voltage	9		3.76	3.96	4.16	Vpp
	Interchannel isolation 6	(defined in Table 3-1)	217 Hz 1 kHz 20 kHz	—	110 94 68		dB dB dB



#### Table 3-5. Analog Output Characteristics (HV\_EN = 0) <sup>1</sup> (Cont.)

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43130 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; HV\_EN = 0; ASP\_M/Sb = 1; typical, min/max performance data taken with VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; TA = +25°C; measurement bandwidth is 20 Hz–20 kHz; ASP\_SPRATE = 0001 (LRCK = 44.1-kHz mode); PDN\_XTAL = 0, MCLK\_INT = 1, and MCLK\_SRC\_SEL = 00 (crystal frequency f<sub>XTAL</sub> = 22.5792 MHz); Volume = 0 dB; when testing in DSD processor mode, DSD\_ZERODB = 1; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on HPREFx.

	PCM and DSD Process	or Mode Parameter <sup>2,3</sup>	,4	Minimum	Typical	Maximum	Units
HPOUTx; R <sub>L</sub> = 600 Ω	Dynamic range (defined in Table 3-1)	24-bit, 32-bit, DSD	A-weighted Unweighted	122 119	128 125	_	dB dB
$C_L^- = 200 \text{ pF}$ OUT_FS = 10 Volume = 0 dB.		16-bit	A-weighted Unweighted	91 88	97 94	—	dB dB
unless otherwise specified	THD+N (defined in Table 3-1)	24-bit, 32-bit, DSD	0 dB –20 dB		-109 -95	-103 	dB dB
		16-bit	-60 dB 0 dB	_	-65 -94	-59 -88	dB dB
			–20 dB –60 dB	_	-74 -34		dB dB
	Idle channel noise (A-weighted) (defined in Table 3-1)	24-bit, 32-bit, DSD		_	0.55	—	μV
	Full-scale output voltage	e		3.76	3.96	4.16	Vpp
	Output power			—	3.3	—	mW
	Interchannel isolation <sup>6</sup>	(defined in Table 3-1)	217 Hz 1 kHz 20 kHz		110 94 68		dB dB dB
HPOUTx; $R_L = 32 \Omega$	Dynamic range (defined in Table 3-1)	24-bit, 32-bit, DSD	A-weighted Unweighted	119 116	125 122		dB dB
$C_{L}^{-} = 200 \text{ pF}$ OUT_FS = 01 Volume = 0 dB, unless otherwise specified		16-bit	A-weighted Unweighted	91 88	97 94	_	dB dB
	THD+N (defined in Table 3-1)	24-bit, 32-bit, DSD	0 dB –20 dB –60 dB		-106 -92 -62	-96  -56	dB dB dB
		16-bit	0 dB -20 dB -60 dB	_	-94 -74 -34	-88  -28	dB dB dB
	Idle channel noise (A-weighted)	24-bit, 32-bit, DSD	-00 UD		0.55		μV
	(defined in Table 3-1) Full-scale output voltage	<u></u>		2.68	2.81	2.96	Vpp
	Output power	5		2.00	30.8	2.30	mW
	Interchannel isolation <sup>6</sup>	defined in Table 3-1)	217 Hz 1 kHz		110 90	—	dB dB
HPOUTx;	Dynamic range	24-bit, 32-bit	20 kHz A-weighted		66 119		dB dB
$R_L = 16 \Omega$ $C_L = 200 \text{ pF}$ $OUT_FS = 00$	(defined in Table 3-1)	16-bit	Unweighted A-weighted Unweighted	110 89 86	116 95 92		dB dB dB dB
Volume = 0 dB, unless otherwise	THD+N (defined in Table 3-1)	24-bit, 32-bit, DSD	0 dB –20 dB		 100 86	 94	dB dB dB
specified		16-bit	-20 dB -60 dB 0 dB -20 dB	_ _ _	56 94 74	 50 88	dB dB dB dB
			-60 dB	—	-34	-28	dB
	Idle channel noise (A-weighted) (defined in Table 3-1)	24-bit, 32-bit, DSD		—	0.55	—	μV
	Full-scale output voltage	e		1.34	1.41	1.48	Vpp
	Output power			_	15.6	_	mW
	Interchannel isolation <sup>6</sup>	(defined in Table 3-1)	217 Hz 1 kHz	_ _	110 83		dB dB
			20 kHz	—	58	-	dB



#### Table 3-5. Analog Output Characteristics (HV\_EN = 0) 1 (Cont.)

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43130 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; HV\_EN = 0; ASP\_M/Sb = 1; typical, min/max performance data taken with VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; TA = +25°C; measurement bandwidth is 20 Hz–20 kHz; ASP\_SPRATE = 0001 (LRCK = 44.1-kHz mode); PDN\_XTAL = 0, MCLK\_INT = 1, and MCLK\_SRC\_SEL = 00 (crystal frequency  $f_{XTAL}$  = 22.5792 MHz); Volume = 0 dB; when testing in DSD processor mode, DSD\_ZERODB = 1; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on HPREFx.

	PCM and DSD Processor Mode Parameter <sup>2,3,4</sup>		Minimum	Typical	Maximum	Units
Other characteristics	Interchannel gain mismatch (defined in Table 3-1)		_	±0.1	_	dB
for HPOUTx	Interchannel phase mismatch (defined in Table 3-1)		_	±0.05	-	degree
	Output offset voltage: Mute (defined in Table 3-1)		_	±0.5	±1	mV
	Gain drift (defined in Table 3-1)		_	±100	-	ppm/°C
	Load resistance (RL)		16	_	_	Ω
	Load capacitance (CL)		_	_	1	nF
	Turn-on time (defined in Table 3-1)		_	_	8	ms
	Audio latency after RESET released 7		_	_	20	ms
	Click/pop during PDN_HP enable or disable	A-weighted	_	_	-60	dBV

1. This table also applies to external VCP\_FILT supply mode: CS43130 power up procedure as described in Section 4.3.5; EXT\_VCPFILT=1; VCP\_ FILT+ and VCP\_FILT- comply to Table 3-2 when EXT\_VCPFILT = 1; in this mode, HV\_EN setting becomes don't care.


2. One LSB of triangular PDF dither is added to PCM data.

3. Referred to the typical full-scale voltage. Applies to all THD+N and dynamic range values in the table.

4.DSD performance may be limited by the source recording. 0 dB-SACD = 50% modulation index.

5. The volume must be configured as indicated to achieve specified output characteristics.

 6. HP output test configuration. Symbolized component values are specified in the test conditions.



7.With I<sup>2</sup>C normal speed mode and 22.5792-MHz XTAL used as MCLK source, this specification is measured from reset released to when the audio signal appears on the output per power-up sequence listed in Section 5.10.1. PCM\_SZC should be set to Immediate (PCM\_SZC = 00) to hear audio at 20 ms after startup.

#### Table 3-6. Headphone Load Measurement

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43130 connections; GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; typical performance data taken with VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; min/max performance data taken with VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; TA = +25°C. MCLK\_INT = 1, PDN\_XTAL = 0, and MCLK\_SRC\_SEL = 00 (crystal frequency f<sub>XTAL</sub> = 22.5792 MHz)

Parameters		Symbol	Minimum	Typical	Maximum	Units
Frequency range		—	20		20k	Hz
Frequency resolution		_	—	5.94	—	Hz
Low frequency impedance range		_	8	_	1200	Ω
Relative impedance measurement capability <sup>1</sup>		—	-12 <sup>2</sup>		+12	dB
Impedance measurement accuracy <sup>3</sup>	Gain error Offset	_	-5 -1	_	+5 1	% Ω

1. Impedance measurement range is relative to low-frequency HP load impedance measured.

2. Or 4  $\Omega$ , whichever is greater.

3. Accuracy is referred to reported impedance.



#### Table 3-7. Alternate Headphone Path

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43130 connections; GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; typical performance data taken with VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; min/max performance data taken with VP = 3.6 V, VCP = 1.8 V, VA = 0 V, VL = VD = 1.8 V; R<sub>L</sub> = 32  $\Omega$ ; TA = +25°C; measurement bandwidth is 20 Hz–20 kHz; MCLK\_SRC\_SEL = 10, PDN\_XTAL = 1.

	Parameters		Symbol	Minimum	Typical	Maximum	Units
Switch on characteristics (PDN_HP = 1	Signal range when switch on <sup>1</sup>		V <sub>INAI</sub>	—		3.00	Vpp
	THD+N with 32 Ω @ 2.82 Vpp		—	—	-99	—	dB
$HP_IN_EN = 1$ )	Interchannel isolation	217 Hz	—	104	110	—	dB
		1 kHz		—	110		dB
		20 kHz		—	90	_	dB
	HPINx turn-on time <sup>2</sup>		t <sub>HPIN_ON</sub>	—	—	80	μS
Switch off characteristics	Analog signal range when switched off 3,4		VINOFF	—		0.3	Vp
(PDN_HP = 1, HP_IN_EN = 0)	Turn-off time <sup>5</sup>		t <sub>HPIN_OFF</sub>	—		20	μS
	Off isolation <sup>6</sup>	217 Hz		—	120		dB
		1 kHz		—	120	—	dB
		20 kHz		—	100	—	dB

1. When switch is on, maximally allowable voltage applied to HPINx pins.

2.HPINx turn-on time is measured when setting HP\_IN\_EN = 1 I<sup>2</sup>C ACK signal is received to when the signal appears on the HP out. MCLK\_SRC\_ SEL = 00, PDN\_XTAL = 0, MCLK\_INT = 1, and VCP\_FILT± has been properly charged to expected nominal values.

3. When switch is off, maximally allowable voltage applied to HPINx pins.

4. Before switch off event, it is required HPINx signal is within this range before the switch is turned off. When the switch is in off state, HPINx signal cannot exceed this specified range.

5. HPINx turn-off time is measured when HP\_IN\_EN = 0 ACK signal is received to when the signal disappears from the HP out. This spec also applies when register settings are: MCLK\_SRC\_SEL = 00, PDN\_XTAL = 0, MCLK\_INT = 1.

6. Off isolation specification is measured with  $V_{INOFF} = 0.1$  Vp input.

#### Table 3-8. Combined DAC Digital, On-Chip Analog and HPOUTx Filter Characteristics

Test conditions (unless specified otherwise): The filter characteristics have been normalized to the sample rate (Fs) and can be referenced to the desired sample rate by multiplying the given characteristic by Fs. Single-Speed Mode refers to 32-, 44.1-, and 48-kHz sample rates. Double-Speed Mode refers to 88.2- and 96-kHz sample rates. Quad-Speed Mode refers to 176.4- and 192-kHz sample rates. Octuple-Speed Mode refers to 352.8- and 384-kHz sample rates. MCLK\_INT is an integer multiple of Fs; HPF disabled; no DC offset applied; group delay does not include serial port delay.

	Parameter		Minimum	Typical	Maximum	Units
Fast Roll-Off (FILTER_SLOW_FASTB = 0) Single-Speed Mode <sup>1</sup>	Passband <sup>2</sup>	to -0.01-dB corner	0	_	0.4535 4	Fs
(FILTER_SLOW_FASTB = 0)		to –3-dB corner	0	—	0.49	Fs
Single-Speed Mode		attenuation @ Fs/2	8.44 <sup>3</sup>	_		dB
	Passband ripple 10 Hz to –0.01-dB corner 5		-0.01		+0.01	dB
	Stopband		0.547	_	_	Fs
	Stopband attenuation <sup>6</sup>	PHCOMP_LOWLATB = 0		_		dB
		PHCOMB_LOWLATB = 1	105	—		dB
	Group delay (linear phase)	PHCOMB_LOWLATB = 1		39.5/Fs <sup>8</sup>		S
	Group delay (minimum phase)	PHCOMB_LOWLATB = 0	—	6.3/Fs <sup>9</sup>	—	S
	Deemphasis error <sup>10</sup> (Relative to 1 kHz)	Fs = 44.1 kHz	—	_	±0.14	dB
Fast Roll-Off	Passband <sup>2</sup>	to –0.01-dB corner	-	—	0.227	Fs
(FILTER SLOW FASTB = 0) Double-Speed Mode <sup>1</sup>		to –3-dB corner	-	—	0.48	Fs
Double-Speed Mode		attenuation @ Fs/2	7.77	—		dB
	Passband ripple 10 Hz to –0.01-dB corner			—	0.01	dB
	Stopband		0.583	_		Fs
	Stopband attenuation <sup>6</sup>		80	_	_	dB
	Group delay (linear phase)	PHCOMB_LOWLATB = 1		22.3/Fs		S
	Group delay (minimum phase)	PHCOMB_LOWLATB = 0	_	7.5/Fs	_	S
Fast Roll-Off	Passband <sup>2</sup>	to -0.01-dB corner	0	_	0.114	Fs
(FILTER_SLOW_FASTB = 0) Quad-Speed Mode 1		to –3-dB corner	-	—	0.46	Fs
Quad-Speed Mode		attenuation @ Fs/2	9.44	_		dB
	Passband ripple 10 Hz to –0.01-dB corner		-0.01	-	0.01	dB
	Stopband		0.583			Fs
	Stopband attenuation 6		80	—	—	dB
	Group delay (linear phase)	PHCOMB_LOWLATB = 1	—	20.7/Fs	—	S
	Group delay (minimum phase)	PHCOMB_LOWLATB = 0		11.3/Fs	_	S



#### Table 3-8. Combined DAC Digital, On-Chip Analog and HPOUTx Filter Characteristics (Cont.)

Test conditions (unless specified otherwise): The filter characteristics have been normalized to the sample rate (Fs) and can be referenced to the desired sample rate by multiplying the given characteristic by Fs. Single-Speed Mode refers to 32-, 44.1-, and 48-kHz sample rates. Double-Speed Mode refers to 88.2- and 96-kHz sample rates. Quad-Speed Mode refers to 176.4- and 192-kHz sample rates. Octuple-Speed Mode refers to 352.8- and 384-kHz sample rates. MCLK\_INT is an integer multiple of Fs; HPF disabled; no DC offset applied; group delay does not include serial port delay.

	Parameter		Minimum	Typical	Maximum	Units
Slow Roll-Off	Passband <sup>2</sup>	to -0.01-dB corner	0	—	0.417	Fs
(FILTER_SLOW_FASTB = 1) Single-Speed Mode <sup>1</sup>		to –3-dB corner	0	—	0.49	Fs
engle opeca meac		attenuation @ Fs/2	6.45 <sup>11</sup>	_	_	dB
	Passband ripple 10 Hz to –0.01-dB corner	5	-0.01	—	+0.01	dB
	Stopband		0.583	—	_	Fs
	Stopband attenuation 6		64	—	_	dB
	Group delay (linear phase)	PHCOMB_LOWLATB = 1	—	34.5/Fs 12	—	S
	Group delay (minimum phase)	PHCOMB_LOWLATB = 0	—	5.6/Fs <sup>13</sup>	—	S
	Deemphasis error <sup>10</sup> (Relative to 1 kHz)	Fs = 44.1 kHz	—	_	±0.14	dB
Slow Roll-Off	Passband <sup>2</sup>	to –0.01-dB corner	0	_	0.208	Fs
(FILTER SLOW FASTB = 1) Double-Speed Mode <sup>1</sup>		to –3-dB corner	0	_	0.458	Fs
		attenuation @ Fs/2	7			dB
	Passband ripple 10 Hz to -0.01-dB cornel	r	-0.01		0.01	dB
	Stopband		0.792	_	—	Fs
	Stopband attenuation <sup>6</sup>		70	_	_	dB
	Group delay (linear phase)	PHCOMB_LOWLATB = 1	—	22.3/Fs	—	S
	Group delay (minimum phase)	PHCOMB_LOWLATB = 0	—	6.7/Fs	_	S
Slow Roll-Off (FILTER_SLOW_FASTB = 1) Quad-Speed Mode <sup>1</sup>	Passband <sup>2</sup>	to -0.01-dB corner	0	—	0.104	Fs
		to –3-dB corner attenuation @ Fs/2	0 7.00	—	0.43	Fs dB
	Passband ripple 10 Hz to -0.01-dB corne	-	-0.01		0.01	dB
	Stopband		0.792		0.01	Fs
	Stopband attenuation <sup>6</sup>		75			dB
	Group delay (linear phase)	PHCOMB LOWLATB = 1		20.7/Fs		s
	Group delay (minimum phase)	PHCOMB LOWLATB = 0	_	10.6/Fs		s
Nonoversampling (NOS)	Passband <sup>2</sup>	to -0.01-dB corner	0	10.0/1 5	0.026	Fs
(NOS = 1)		to –3-dB corner	0	_	0.020	Fs
Single-Speed Mode 1	Passband droop 10 Hz to 20 kHz		_		3.2 <sup>14</sup>	dB
	Group delay		_	2.7/Fs		s
Nonoversampling (NOS)	Passband <sup>2</sup>	to -0.01-dB corner	0		0.0246	Fs
(NOS = 1)		to –3-dB corner	Õ	_	0.446	Fs
Double-Speed Mode 1	Passband droop 10 Hz to 20 kHz		_	_	0.73	dB
	Group delay		_	4.5/Fs	_	s
Nonoversampling (NOS) (NOS = 1)	Passband <sup>2</sup>	to -0.01-dB corner	0	_	0.026	Fs
(NOS = 1)		to -3-dB corner	0	—	0.405	Fs
Quad-Speed Mode 1	Passband droop 10 Hz to 20 kHz		_	_	0.167	dB
	Group delay		_	8.4/Fs	_	s
Octuple-Speed Mode <sup>1</sup>	Passband <sup>2</sup>	to -0.01-dB corner	0	_	0.0299	Fs
· ·		to –3-dB corner	0	—	0.302	Fs
	Passband droop 10 Hz to 20 kHz		—	—	0.037	dB
	Group delay		—	17/Fs	_	S

1. Filter response is by design.

2. Response is clock-dependent and scales with Fs.

3. 8.5 dB for 32-kHz sample rate.

4. 0.454 Fs for 32-kHz sample rate.

5. Filter ripple specification is invalid with deemphasis enabled.

6. For Single-Speed Mode, the measurement bandwidth is from stopband to 3 Fs. For Double-Speed Mode, the measurement bandwidth is from stopband to 3 Fs.

For Quad-Speed Mode, the measurement bandwidth is from stopband to 1.34 Fs.

7.105 dB for 32-kHz sample rate. 8. 39/Fs for 32-kHz sample rate.

8. 39/FS for 32-KHZ sample rate.

9. 5.9/Fs for 32-kHz sample rate.

10. Deemphasis is available only in 44.1 kHz.

11. 6.5 dB for 32-kHz sample rate.

12. 34/Fs for 32-kHz sample rate.



13. 5.2/Fs for 32-kHz sample rate.

14. 3.9 dB for 32-kHz sample rate (passband droop 10 Hz to 15 kHz).

#### Table 3-9. DAC High-Pass Filter (HPF) Characteristics

Test conditions (unless specified otherwise): Gains are all set to 0 dB;  $T_A = +25^{\circ}C$ .

Parameter <sup>1</sup>	Minimum	Typical	Maximum	Units
Passband <sup>2</sup> –0.05-dB corner	_	0.18 x 10 <sup>-3</sup> /N	_	Fs
–3.0-dB corner	—	19.5 x 10 <sup>-6</sup> /N	—	Fs
Passband ripple (0.417x10-3/N Fs to 0.417/N Fs; normalized to 0.417/N Fs) <sup>2</sup>	_	—	0.01	dB
Phase deviation @ 0.453x10 <sup>-3</sup> /N Fs <sup>2</sup>	_	2.45		0
Filter settling time <sup>3</sup>	_	0.56 4	_	S

1. Response scales with Fs in PCM Mode. Specifications are normalized to Fs and are denormalized by multiplying by Fs. For DSD Mode, Fs is 44.1 kHz. 2. For PCM Single-Speed Mode, N = 1.

For PCM Double-Speed Mode, N = 2.

For PCM Quad-Speed Mode, N = 4.

For PCM Octuple-Speed Mode, N = 8.

For DSD 64 x Fs Mode, N = 1.

For DSD 128 x Fs Mode, N = 1.

3. Required time for the magnitude of the DC component present at the output of the HPF to reach 5% of the applied DC signal.

4. Filter settling time is 0.775 seconds at Fs = 32 kHz.

#### Table 3-10. DSD Combined Digital and On-Chip Analog Filter Response <sup>1</sup>

Test conditions (unless specified otherwise): Digital gains are all set to 0 dB;  $T_A = +25^{\circ}C$ ; PDN\_XTAL = 0, MCLK\_INT = 1, and MCLK\_SRC\_SEL = 00 (crystal frequency  $f_{XTAL} = 22.5792$  MHz).

Parameter			Minimum	Typical	Maximum	Units
DSD Mode	Passband	to –3-dB corner	-	50	_	kHz
	Frequency response 20 Hz to 20 kHz		-0.05	_	0.05	dB
	Roll-off		27		_	dB/Oct

1. Filter response is by design.



#### Table 3-11. Digital Interface Specifications and Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43130 connections; GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; parameters can vary with VL and VP; typical performance data taken with VP = 3.6 V, VCP = VA = 1.8 V, VD = 1.8 V and VL = 1.8 V; min/max performance data taken with VP = 3.6 V, VCP = VA = 1.8 V, VD = 1.8V and VL = 1.8 V;  $T_A$  = +25°C;  $C_L$  = 60 pF.

P	arameters <sup>1</sup>	Symbol	Minimum	Maximum	Units
Input leakage current <sup>2,3</sup>	LRCK1, DSDB/LRCK2	l <sub>in</sub>	_	±4	μA
	SDIN1, SCLK1, DSDA/SDIN2, DSDCLK/SCLK2		—	±3	μA
	HP_DETECT		—	±100	nA
	SDA, SCL		—	±100	nA
	INT, RESET		_	±100	nA
Internal weak pull-down			550	2450	kΩ
Input capacitance		_		10	pF
INT current sink (V <sub>OL</sub> = 0.3 V maximum)		—	825	—	μA
VL Logic (non-I <sup>2</sup> C)	High-level output voltage ( $I_{OH}$ = -100 µA)	V <sub>OH</sub>	0.9•VL	_	V
	Low-level output voltage	V <sub>OL</sub>	—	0.1•VL	V
	High-level input voltage	VIH	0.7•VL	—	V
	Low-level input voltage	VIL	—	0.3•VL	V
VL Logic (I <sup>2</sup> C only)	Hysteresis voltage (Fast Mode and Fast Mode Plus)		0.05•VL	—	V
	Low-level output voltage	V <sub>OL</sub>	—	0.2•VL	V
	High-level input voltage	VIH	0.7•VL	—	V
	Low-level input voltage	VIL	—	0.3•VL	V
HP_DETECT <sup>4</sup>	High-level input voltage	VIH	0.93•VP		V
	Low-level input voltage	V <sub>IL</sub>	_	2.0	V
HP_DETECT current to VCP_FILT- 4		I <sub>HP_DETECT</sub>	1.00	2.91	μA

1.See Table 1-1 for serial and control-port power rails.

2. Specification is per pin.

3. Includes current through internal pull-up or pull-down resistors on pin. 4. The HP\_DETECT input circuit allows the HP\_DETECT signal to be as low of a voltage as VCP\_FILT– and as high as VP. Section 4.5.1 provides configuration details.

#### Table 3-12. CLKOUT Characteristics

Test conditions (unless specified otherwise): GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; CL = 60 pF; PLL reference input must meet the phase-noise mask specified in Fig. 4-15; TA = +25°C; Output jitter is measured from 100 Hz to half of the output frequency.

Parameters		Symbol	Minimum	Typical	Maximum	Units
CLKOUT output frequency		fclkout	2.8224	3	3.072	MHz
			5.6448	6	6.144	MHz
			7.5264	8	8.192	MHz
			11.2896	12	12.288	MHz
CLKOUT output duty cycle		—	40	50	60	%
CLKOUT output TIE jitter (RMS)	CLKOUT_SRC_SEL = 01	t <sub>JIT</sub>	—	500	—	ps

#### Table 3-13. PLL Characteristics

Test conditions (unless specified otherwise): GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; PLL reference input must meet the phase-noise mask specified in Fig. 4-15; TA = +25°C.

Parameters	Symbol	Minimum	Typical	Maximum	Units
PLL output frequency	f <sub>out</sub>	22.5792	24	24.576	MHz
PLL lock time	t <sub>Lock</sub>	—	620	1000	μs
PLL reference clock input	_	—	11.2896	—	MHz
		—	22.5792	—	MHz
		—	12.2880	—	MHz
		—	24.5760	—	MHz
		—	9.6000	_	MHz
		—	19.2000	—	MHz
		—	12.0000	—	MHz
		—	24.0000	_	MHz
		—	13.0000	—	MHz
		—	26.000	—	MHz
PLL reference clock input jitter	_	—	—	50	ps



#### Table 3-14. Crystal Characteristics

Test conditions (unless specified otherwise): GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; TA =  $+25^{\circ}$ C

Parameters <sup>1</sup>	Symbol	Minimum	Typical	Maximum	Units
Crystal oscillator frequency	f <sub>XTAL</sub>	22.57	22.5792/24.576	24.58	MHz
Crystal load capacitance	C <sub>L_XTAL</sub>	5	_	8	pF
Equivalent series resistance	esr <sub>XTAL</sub>	—	—	100	Ω
Startup time	t <sub>XTAL_pup</sub>	—	_	8	ms
Shunt capacitance	Co	—	_	0.8	pF
Maximum drive level	—	200	—	—	μW


1. Refer to Section 5.3 for supported crystal options.

#### Table 3-15. Power-Supply Rejection Ratio (PSRR) Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43130 connections; input test signal held low (all zero data); GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; VL = VA = VD = 1.8 V, VP = 3.6 V; When testing PSRR, PCM input test signal held low (all zero data);  $T_A = +25^{\circ}C$ ; PCM\_AMUTE = 0.

Parameter <sup>1</sup>	Minimum	Typical	Maximum	Units
HPOUTx 217 Hz PSRR with 100-mVpp signal AC coupled to VA supply 1 kHz		75 75	_	dB dB
PDN_HP = 0, HP_IN_EN = 0 20 kHz	—	70	—	dB
HPOUTX 217 Hz		80	—	dB
PSRR with 100-mVpp signal AC coupled to VCP supply1 kHzPDN_HP = 0, HP_IN_EN = 020 kHz		80 60	—	dB dB
HPOUTx217 HzPSRR with 100-mVpp signal AC coupled to VP supply1 kHzPDN_HP = 0, HP_IN_EN = 020 kHz	—	100 100 80	 	dB dB dB
$\label{eq:starses} \begin{array}{ll} \mbox{HPOUTx (0-dB analog gain)} & 217 \mbox{ Hz} \\ \mbox{PSRR with 100-mVpp signal AC coupled to VCP supply} & 1 \mbox{ kHz} \\ \mbox{PDN_HP = 1, HP_IN_EN = 1, R_L = 32 } \Omega & 20 \mbox{ kHz} \end{array}$	—	80 80 60	   	dB dB dB
$\label{eq:starses} \begin{array}{ll} \mbox{HPOUTx (0-dB analog gain)} & 217 \mbox{ Hz} \\ \mbox{PSRR with 100-mVpp signal AC coupled to VP supply} & 1 \mbox{ kHz} \\ \mbox{PDN_HP = 1, HP_IN_EN = 1, R_L = 32 } \Omega & 20 \mbox{ kHz} \end{array}$	—	100 100 80		dB dB dB

1.PSRR test configuration: Typical PSRR can vary by approximately 6 dB below the indicated values.



#### Table 3-16. DC Characteristics

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43130 connections; GNDD = GNDA = GNDCP = 0 V; all voltages with respect to ground.

Parameters				Typical	Maximum	Units
VCP_FILT (No load connected to HPOUTx)	VP_LDO Mode	VCP_FILT+ pin (HV_EN = 1)	—	3.0	_	V
EXT_VCPFILT = 0		VCP_FILT+ pin $(HV_EN = 0)$	_	2.6		V
		VCP_FILT- pin (HV_EN = 1)		-3.0		V
		VCP_FILT- pin (HV_EN = 0)	—	-2.6	_	V
	VCP Mode	VCP_FILT+ pin	—	VCP	_	V
		VCP_FILT- pin	—	-VCP	_	V
-VA		–VA pin	—	– VA	—	V
Alternate headphone path	On-resistance		_	1	—	Ω
switch-on characteristics PDN_HP = 1, HP_IN_EN = 1	r <sub>ON</sub> matching bet	ween channels	—	0.05	—	Ω



#### Table 3-16. DC Characteristics (Cont.)

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43130 connections; GNDD = GNDA = GNDCP = 0 V; all voltages with respect to ground.

Parameters			Minimum	Typical	Maximum	Units
Other DC filter characteristics	filter characteristics FILT+ voltage		—	-0.35	—	V
FILT- voltage		—	0.35	—	V	
	HP output current limiter on threshold.		—	120	160	mA
	VD power-on reset threshold (V <sub>POR</sub> )	Up Down	—	1.15 0.950	_	V V

#### Table 3-17. Power Consumption

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43130 connections; GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; performance data taken with VA = VCP = VD = VL = 1.8 V; VP = 3.6 V;  $T_A = +25^{\circ}C$ ; ASP\_SPRATE = 0001(44.1-kHz mode); MCLK\_INT = 1 (22.5792 MHz); MCLK\_SRC\_SEL = 00; all other fields are set to defaults; no signal on any input; control port inactive; all serial ports are set to Slave or Master Mode as indicated, input clock/data are held low unless active; test load is  $R_L = 32 \Omega$  and  $C_L = 1$  nF for HPOUTx; measured values include currents consumed by the DAC and do not include current delivered to external loads unless specified otherwise (e.g., from HPOUTx outputs); see Fig. 2-1.

			Typical Current (μA)						
	Use Cases		P <sub>OUT</sub>	İVCP	i <sub>VA</sub>	i <sub>VD</sub>	ivL	İ <sub>VP</sub>	Power (µW)
1		Off <sup>1</sup>	—	0	0	0	0	6	22
2		Standby <sup>2</sup> HPDETECT enabled	—	0	0	256	0	32	576
3		Playback External MCLK = 22.5792 MHz, I <sup>2</sup> S/DoP		4021	7302	1444	40	32	23167
	В	Stereo HPOUT	0.1mW	12363	7862	2004	40	32	40199
4		Alternate HP path stereo HPIN enabled <sup>4</sup>	Quiescent	209	110	393	3	66	1524

1.Off configuration: Clock/data lines held low; RESET = LOW; VA = VD = VL = 0 V, VCP = 0 V, VP = 3.6 V.

2.Standby configuration: Clock/data lines held low; RESET = HIGH; VA = VD = VL = 1.8 V, VCP = 1.8 V, VP = 3.6 V; HP\_DETECT\_CTRL = 11 (enabled); HPDETECT\_PLUG\_INT\_MASK=0 (unmasked); PDN\_XTAL = 1, MCLK\_SRC\_SEL = 10 (RCO selected as MCLK source).

3.Quiescent configuration: data lines held low; RESET = HIGH; VA = 1.8 V, VD = VL = VCP = 1.8 V, VP = 3.6 V. Serial port, I<sup>2</sup>S/DoP Mode (ASP and SDIN, ASP\_M/Sb = 0); PDN\_XTAL = 1.

4.Quiescent configuration: PDN\_XTAL = 1; MCLK\_SRC\_SEL = 10 (RCO selected as MCLK source); alternate headphone path (PDN\_HP = 1, HPOUT\_ CLAMP = 1, HP\_IN\_EN = 1); data lines held low; RESET = HIGH; VA = 1.8 V, VD = VL = VCP = 1.8 V, VP = 3.6 V.

#### **Table 3-18. Serial-Port Interface Characteristics**

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43130 connections; GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; parameters can vary with VL; typical performance data taken with VL = VD = VA = VCP = 1.8 V, VP = 3.6 V; min/max performance data taken with VL = 1.8 V; VD = VA = VCP = 1.8 V, VP = 3.6 V; T<sub>A</sub> = +25°C; C<sub>L</sub> = 60 pF; Logic 0 = ground, Logic 1 = VL; output timings are measured at V<sub>OL</sub> and V<sub>OH</sub> thresholds (see Table 3-11).


	Parameters 1,2,3,4,5	Symbol	Minimum	Typical	Maximum	Units
FSYNC fr	ame rate	Fs	(S	(See Section 4.9.5)		kHz
FSYNC h	igh period <sup>6</sup>	t <sub>HI:FSYNC</sub>	1/f <sub>SCLK</sub>	—	(n–1)/f <sub>SCLK</sub>	s
Master	FSYNC duty cycle xSP_5050 = 1	—	45	-	55	%
Mode	FSYNC delay time after SCLK launching edge 7	t <sub>D:CLK-FSYNC</sub>	_	_	20	ns
	SCLK frequency	f <sub>SCLK</sub>	_	—	f <sub>MCLK_INT</sub>	MHz
	SCLK high period <sup>8</sup>	t <sub>HI:SCLK</sub>	1/(2•f <sub>SCLK</sub> ) – 1/f <sub>MCLK_INT</sub>	_	1/(2•f <sub>SCLK</sub> ) + 1/f <sub>MCLK_INT</sub>	ns
	SDIN setup time before SCLK latching edge 7	t <sub>SU:SDI</sub>	10	_	—	ns
	SDIN hold time after SCLK latching edge <sup>7</sup>	t <sub>H:SDI</sub>	5	—	—	ns
Slave	FSYNC setup time before SCLK latching edge 7	t <sub>SU:FSYNC</sub>	10	_	—	ns
Mode	FSYNC hold time after SCLK latching edge 7	t <sub>H:FSYNC</sub>	5	_	—	ns
	SCLK frequency	f <sub>SCLK</sub>	_	_	24.58	MHz
	SCLK high period	t <sub>HI:SCLK</sub>	16	-	—	ns
	SCLK low period	t <sub>LO:SCLK</sub>	16	_	—	ns
	SDIN setup time before SCLK latching edge 9	t <sub>SU:SDI</sub>	10	_	—	ns
	SDIN hold time after SCLK latching edge 7	t <sub>H:SDI</sub>	5	—	—	ns

1.MCLK in this table refers to the external clock supplied to the MCLK pin (MCLK<sub>EXT</sub>).

 Output clock frequencies follow the master clock (MCLK<sub>EXT</sub>) frequency proportionally. Any deviation of the clock source from the nominal supported rates are directly imparted to the output clock rate by the same factor (e.g., +100-ppm offset in the frequency of MCLK<sub>EXT</sub> becomes a +100-ppm offset in LRCK/FSYNC and SCLK).



#### 3.12S interface timing



5. Applies to Master and Slave Modes, unless specified otherwise.


- 6. Maximum LRCK duty cycle is equal to frame length, in SCLK periods, minus 1. Maximum duty cycle occurs when LRCK high (xSP\_LCHI) is set to 768 SCLK periods and LRCK period (xSP\_LCPR) is set to 769 SCLK periods.
- 7. Data may be latched/launched on either the rising or falling edge of SCLK.
- 8.SCLK duty cycle in Master Mode depends on Master Mode clock configuration, and can vary by up to 1 MCLKEXT period.
- 9. Data is latched/launched on the rising or falling edge of SCLK as determined by xSP\_SCPOL\_OUT, xSP\_SCPOL\_IN, and xSP\_FSD bits. See the SCLK launching specs in Table 3-18.

#### Table 3-19. DSD Switching Characteristic

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43130 connections; GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; parameters can vary with VL; typical performance data taken with VL = VD = VA = VCP = 1.8 V, VP = 3.6 V; min/max performance data taken with VL = 1.8 V; VD = VA = VCP = 1.8 V, VP = 3.6 V; T<sub>A</sub> = +25°C; C<sub>L</sub> = 60 pF; Logic 0 = ground, Logic 1 = VL; output timings are measured at V<sub>OL</sub> and V<sub>OH</sub> thresholds (see Table 3-11).

Parameter <sup>1,2</sup>		Symbol	Minimum	Typical	Maximum	Units
DSDCLK duty cycle		—	40	_	60	%
DSDCLK pulse width low		t <sub>SCLKL</sub>	80	_	—	ns
DSDCLK pulse width high		t <sub>SCLKH</sub>	80	_	—	ns
DSDCLK frequency	(64× oversampled)	_	1.024	2.8224	f <sub>MCLK_INT</sub> /8	MHz
	128× oversampled)		2.048	5.6448	f <sub>MCLK</sub> _INT/4	MHz
DSDA/DSDB valid to DSDCLK rising setup time		t <sub>SDLRS</sub>	20	_	—	ns
DSDCLK rising to DSDA or DSDB hold time		t <sub>SDH</sub>	20	—	—	ns
DSD clock to data transition (Phase Modulation Mode	e)	t <sub>DPM</sub>	-20		20	ns

1. Serial audio input interface timing



2. Phase modulation mode serial audio input interface timing



#### Table 3-20. I<sup>2</sup>C Slave Port Characteristics


Test conditions (unless specified otherwise): Fig. 2-1 shows typical connections; Inputs: GNDA = GNDL = GNDCP = 0 V; all voltages with respect to ground; VL = 1.8 V; inputs: Logic 0 = GNDA = 0 V, Logic 1 = VL;  $T_A = +25^{\circ}C$ ; SDA load capacitance equal to maximum value of  $C_B = 400 \text{ pF}$ ; minimum SDA pull-up resistance,  $R_{P(min)}$ .<sup>1</sup> Table 3-1 describes some parameters in detail. All specifications are valid for the signals at the pins of the CS43130 with the specified load capacitance.

Parameter	2	Symbol <sup>3</sup>	Minimum	Maximum	Units
SCL clock frequency		f <sub>SCL</sub>	—	1000	kHz
Clock low time		t <sub>LOW</sub>	500	—	ns
Clock high time		t <sub>HIGH</sub>	260	—	ns
Start condition hold time (before first clock pulse)	)	t <sub>HDST</sub>	260	—	ns
Setup time for repeated start		tsust	260	—	ns
Rise time of SCL and SDA	Standard Mode	t <sub>RC</sub>	—	1000	ns
	Fast Mode		_	300	ns
	Fast Mode Plus		—	120	ns
Fall time of SCL and SDA	Standard Mode	t <sub>FC</sub>	—	300	ns
	Fast Mode		_	300	ns
	Fast Mode Plus		—	120	ns
Setup time for stop condition		t <sub>SUSP</sub>	260	—	ns
SDA setup time to SCL rising		t <sub>SUD</sub>	50	—	ns
SDA input hold time from SCL falling <sup>4</sup>		t <sub>HDDI</sub>	0	—	ns
Output data valid (Data/Ack) <sup>5</sup>	Standard Mode	t <sub>VDDO</sub>	—	3450	ns
	Fast Mode		—	900	ns
	Fast Mode Plus		—	450	ns
Bus free time between transmissions		t <sub>BUF</sub>	500	—	ns
SDA bus capacitance	SCL frequency = 1 MHz, V <sub>L</sub> = 1.8 V	CB	—	400	pF
	SCL frequency ≤ 400 kHz		_	400	pF
SCL/SDA pull-up resistance <sup>1</sup>	V <sub>L</sub> = 1.8 V	R <sub>P</sub>	350	—	Ω
Pulse width of spikes to be suppressed		t <sub>PS</sub>	—	50	ns
Switching time between RCO and MCLK_INT 6			150		μs
Power-up delay (delay before I <sup>2</sup> C can communic	ate after RESET released)	t <sub>PUD</sub>	1500		μs

1. The minimum R<sub>P</sub> value (resistor shown in Fig. 2-1) is determined by using the maximum level of VL, the minimum sink current strength of its respective output, and the maximum low-level output voltage V<sub>OL</sub>. The maximum R<sub>P</sub> value may be determined by how fast its associated signal must transition (e.g., the lower the value of R<sub>P</sub>, the faster the I<sup>2</sup>C bus is able to operate for a given bus load capacitance). See I<sup>2</sup>C bus specification referenced in Section 13.

2. All timing is relative to thresholds specified in Table 3-11, V<sub>IL</sub> and V<sub>IH</sub> for input signals, and V<sub>OL</sub> and V<sub>OH</sub> for output signals.

3.I<sup>2</sup>C control-port timing



4.Data must be held long enough to bridge the transition time, t<sub>F</sub>, of SCL.

5. Time from falling edge of SCL until data output is valid.

6.Upon setting MCLK\_SRC\_SEL and sending the I<sup>2</sup>C stop condition, the switching of RCO and other MCLK\_INT sources occurs. A least wait time as specified is required after changing MCLK\_SRC\_SEL and sending the I<sup>2</sup>C stop condition before the next I<sup>2</sup>C transaction is initiated.



## 4 Functional Description

This section describes the general theory of operation of the CS43130, tracing the signal and control flow through the various blocks within the device. It comprises the following sections:

- Section 4.1, "Overview"
- Section 4.2, "Analog Outputs"
- Section 4.3, "Class H Amplifier Output"
- Section 4.4, "Alternate Headphone Inputs"
- Section 4.5, "Headphone Presence Detect and Output Load Detection"
- Section 4.6, "Clocking Architecture"
- Section 4.7, "Clock Output and Fractional-N PLL"
- Section 4.8, "Filtering Options"
- Section 4.9, "Audio Serial Port (ASP)"
- Section 4.10, "DSD Interface"
- Section 4.11, "DSD and PCM Mixing"
- Section 4.12, "Standard Interrupts"
- Section 4.13, "Control Port Operation"

## 4.1 Overview

## 4.1.1 Analog Outputs

The analog output block includes separate pseudodifferential headphone Class H amplifiers output. An on-chip inverting charge pump creates a positive and negative voltage equal to the input, allowing an adaptable, full-scale output swing centered around ground. The resulting internal amplifier supply can be  $\pm$ VCP, or  $\pm$ VP\_LDO (either  $\pm$ 3.0 V with HV\_EN = 1 or  $\pm$ 2.6 V with HV\_EN = 0).

The inverting architecture eliminates the need for large DC-blocking capacitors and allows the amplifier to deliver more power to HP loads at lower supply voltages. This adaptive power supply scheme converts traditional Class AB amplifiers into more power-efficient Class H amplifiers.

## 4.1.2 Alternate Headphone Inputs

The alternate headphone inputs provide an integrated selectable path to interface between the system codec output and the headphone connector, which allows for lower-power operation in applications such as voice or compressed music playback. These inputs eliminate the need for an external audio switch and prevent the high-fidelity headphone outputs of CS43130 from degradation by the external audio switch.

## 4.1.3 Headphone Detection

The CS43130 detects the presence of a headphone and notifies the application processor to wake up through an interrupt event.

## 4.1.4 Headphone Impedance Measurement

The CS43130 detects headphone impedance information at low frequencies, which can be used to adjust the system properly to accommodate different load conditions. One example is to adjust signal chain gain to avoid distortion.

The CS43130 also provides impedance measurement functions to evaluate the headphone load within 20 Hz to 20 kHz. A specific frequency is selected and the impedance measurement process is initiated by setting the register. Through a series of interrupt events, the CS43130 notifies application processor to retrieve the impedance information after completion.



#### 4.1.5 Audio Interfaces and Supported Formats

There are two serial input ports on the CS43130, the audio serial port (ASP) and the auxiliary serial port (XSP). The ASP on the CS43130 supports I<sup>2</sup>S, TDM, and DoP (DSD over PCM) formats up to a 384-kHz sample rate. The XSP on the CS43130 supports the DoP format up to a 352.8-kHz sample rate.

The CS43130 also has a dedicated DSD interface to support up to 128•Fs. The DSD interface shares pins with the XSP.

## 4.1.6 System Clocking

The CS43130 internal MCLK can be sourced from three options:

- Direct MCLK/crystal mode. The internal MCLK is provided through XTI/MCLK pin directly or generated by crystal oscillator.
- PLL mode. A PLL reference CLK is provided externally through XTI/MCLK. The PLL is configured, and output is used as the internal MCLK.
- RCO mode. An internal RCO is used as the internal MCLK. Note that HPIN input path is the only supported audio playback feature in this mode for optimized power consumption. This mode can also support HP detection and I<sup>2</sup>C communication. DAC playback and headphone impedance measurement function s are not supported.

The clock output is provided for audio applications that require high quality audio rate system clock. This clock output can be sourced from the following two options:

- The clock generated by the CS43130 crystal oscillator.
- Output of the internal Fractional-N PLL that refers to MCLK input. See Section 4.7.1 for supported frequencies.

The internal MCLK is used to generate serial port clocks. See Table 4-6 for supported LRCK combinations.

#### 4.1.7 System Interrupts

The CS43130 includes an open-drain interrupt output ( $\overline{INT}$  pin). Interrupt mask registers control whether an event associated with an interrupt status/mask bit pair triggers the assertion of  $\overline{INT}$ . All types of interrupts are described in Section 4.11.

### 4.1.8 System Reset

The CS43130 offers two types of reset options:

- Asserting RESET. If RESET is asserted, all registers and all state machines are immediately set to their default values/states. No operation can begin until RESET is deasserted. Before normal operation can begin, RESET must be asserted at least once after the VP supply is first brought up.
- Power-on reset (POR). If the VD supply is lower than the POR threshold specified in Table 3-16, the VD register fields and the state machines are held in reset, setting them to their default values/states. The POR releases the reset when the VD supply goes above the POR threshold. When the VD supply is turned on, the VL and VA supplies must also be turned on at the same time.

#### 4.1.9 Power Down

The CS43130 has a register byte to power down individual components on the chip. Before any change can be applied to an individual component (except PLL), the block must be powered down first. For the PLL, changes can be applied after PLL\_START is cleared.

The PDN\_HP bit is responsible for enabling or disabling the playback signal chain operation. All the necessary components for playback operation need to be powered up and configured properly before PDN\_HP is cleared. To disable the playback signal chain, PDN\_HP is set. PDN\_HP needs to be set before making any changes to the playback signal chain setup, except the following functions:

- · Volume and mute related functions
- PCM filter settings (see Section 7.5.2)