



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## 130-dB, 32-Bit High-Performance DAC with Integrated Headphone Driver and Impedance Detection


### System Features

- Enhanced  $\Delta\Sigma$  oversampling DAC architecture
  - 32-bit resolution
  - Up to 384-kHz sampling rate
  - Low clock jitter sensitivity
  - Auto mute detection
- Integrated high performance, ground-centered stereo headphone outputs
  - 130-dB dynamic range (A-weighted)
  - $-115$ -dB total harmonic distortion + noise (THD+N)
  - 110-dB interchannel isolation
  - Up to  $2\text{-}V_{\text{rms}}$  stereo output
  - Headphone power output
    - 30 mW per channel into  $32\ \Omega$
    - 5 mW per channel into  $600\ \Omega$
- Headphone detection
  - Headphone DC and AC impedance measurement
  - Headphone plug-in detection
  - Popguard® technology eliminates pop noise
- Integrated PLL
  - Support for 11.2896-/22.5792-, 12.288-/24.576-, 9.6-/19.2-, 12-/24-, and 13-/26-MHz system MCLK rates
  - Reference clock sourced from XT1/MCLK pin
  - System clock output
- Mono Mode (differential) support
- I<sup>2</sup>C control—up to 1 MHz
- Wideband Flatness Mode Support

- Direct Stream Digital (DSD®) path
  - Up to  $256\cdot F_s$  DSD
  - Patented DSD processor
    - On-chip 50-kHz filter to meet Scarlet Book Super Audio Compact Disk (SACD) recommendations
    - Matched PCM and DSD analog output levels
    - Nondecimating volume control with 0.5-dB step size and soft ramp
    - DSD and Pulse-code modulation (PCM) mixing for alerts
  - Dedicated DSD and DoP pin interface
- Serial audio input path
  - Programmable Hi-Fi digital filter
  - Five selectable digital filter responses
    - Low-latency Mode minimizes pre-echo
    - 110 dB of stopband attenuation
  - Supports sample rates from 32 to 384 kHz
  - I<sup>2</sup>S, right-justified, left-justified, TDM, and DSD-over-PCM (DoP) interface
  - Master or slave operation
  - Volume control with 0.5-dB step size and soft ramp
  - 44.1 kHz deemphasis and inverting feature
- Alternate headphone input
- 40-pin 5mm × 5mm QFN or 42-ball CSP package options

### Applications

- Smart phones, tablets, portable media players, laptops, digital headphones, powered speakers, AVR, home theater systems, Blu-ray/DVD/SACD players, and pro audio



---

## General Description

The CS43131 is a high-performance, 32-bit resolution, stereo audio DAC that supports up to 384-kHz sampling frequency with integrated low-noise ground-centered headphone amplifiers. The advanced 32-bit oversampled multibit modulator with mismatch shaping technology eliminates distortion due to on-chip component mismatch. Proprietary digital-interpolation filters support five selectable filter responses with pseudo-linear phase and ultralow latency to minimize pre-echos and ringing artifacts. An on-chip programmable filter is available for further response customization. Other features include volume control with 0.5-dB steps, wideband flatness mode support, and digital deemphasis for 44.1-kHz sample rate.

The integrated ground-centered stereo headphone amplifiers are capable of delivering more than 30 mW into 32- $\Omega$  load or 5 mW into 600- $\Omega$  load per channel at full performance. It is also capable of generating 2  $V_{\text{rms}}$  on a 600- $\Omega$  load. Proprietary headphone impedance detection enables wide-band impedance detection for further digital post-processing. An internal stereo audio switch with true bypass supports an alternate analog input path for interfacing with external audio sources to minimize the overall bill-of-materials cost and PCB area.

The patented on-chip DSD processor preserves audio integrity by allowing signal processing such as volume control and 50-kHz Scarlet Book recommended filtering to be applied directly to the DSD stream without an intermediate decimation stage. Additional features like volume matching and channel mixing enable seamless transition between DSD and PCM playback paths.

The CS43131 accepts I<sup>2</sup>S, right-justified, left-justified, and TDM-format PCM data at sample rates from 32 to 384 kHz. The industry-standard high-speed I<sup>2</sup>C interface capable of up to 1-MHz operation provides easy configuration control. An integrated PLL allows for maximum clocking flexibility in any system. Popguard® technology eliminates output transients upon power-up or power-down events.

The CS43131 is available in a commercial-grade 42-ball WLCSP or 40-pin QFN package for operation from -10°C to +70°C.

**Table of Contents**

|   |           |  |            |
|---|-----------|--|------------|
| <b>1 Pin Assignments and Descriptions</b> .....   | <b>4</b>  | <b>5 Applications</b> .....  | <b>63</b>  |
| 1.1 40-Pin QFN (Top-Down, Through-Package View) .....   | 4         | 5.1 PLL Clocking .....   | 63         |
| 1.2 42-Ball WLCSP (Top-down, Through-Package View) .....  | 5         | 5.2 Power Sequencing .....   | 63         |
| 1.3 Pin Descriptions .....  | 6         | 5.3 Crystal Tuning .....   | 63         |
| 1.4 Electrostatic Discharge (ESD) Protection Circuitry .....  | 8         | 5.4 Alert Mixing Shutdown .....  | 64         |
| <b>2 Typical Connection Diagram</b> .....   | <b>10</b> | 5.5 Enable/Disable Alternate Headphone Path (HPINx) .....                  | 64         |
| <b>3 Characteristics and Specifications</b> .....   | <b>12</b> | 5.6 Headphone Power Down Sequences .....                                   | 65         |
| Table 3-1. Parameter Definitions .....  | 12        | 5.7 Headphone Power-Up Sequence .....                                      | 66         |
| Table 3-2. Recommended Operating Conditions .....   | 12        | 5.8 Power-Down Sequence in External VCPFILTER Mode .....                   | 67         |
| Table 3-3. Absolute Maximum Ratings .....   | 13        | 5.9 Enabling and Disabling NOS Filter .....                                | 69         |
| Table 3-4. Analog Output Characteristics (HV_EN = 1) .....  | 13        | 5.10 Sequence for Using PCM Invert Bits .....                              | 70         |
| Table 3-5. Analog Output Characteristics (HV_EN = 0) .....  | 15        | 5.11 Sequences for Using the PCM Channel Swap Bit .....                    | 72         |
| Table 3-6. Wideband Flatness Mode Analog Output Characteristics .....   | 17        | 5.12 Sequences for Enabling and Disabling Mono Mode for PCM Playback ..... | 73         |
| Table 3-7. Headphone Load Measurement .....   | 18        | 5.13 Example Sequences .....   | 74         |
| Table 3-8. Alternate Headphone Path .....   | 19        | 5.14 Headphone Load Measurement .....                                      | 99         |
| Table 3-9. Combined DAC Digital, On-Chip Analog and HPOUTx Filter Characteristics .....                           | 19        | <b>6 Register Quick Reference</b> .....                                    | <b>106</b> |
| Table 3-10. Combined DAC Digital, On-Chip Analog and HPOUTx Filter Characteristics (Wideband Flatness Mode) ..... | 21        | 6.1 Global Registers .....   | 106        |
| Table 3-11. DAC High-Pass Filter (HPF) Characteristics .....  | 21        | 6.2 PLL Registers .....  | 106        |
| Table 3-12. DSD Combined Digital and On-Chip Analog Filter Response .....   | 22        | 6.3 ASP and XSP Registers .....  | 107        |
| Table 3-13. Digital Interface Specifications and Characteristics .....  | 22        | 6.4 DSD Registers .....  | 108        |
| Table 3-14. CLKOUT Characteristics .....  | 22        | 6.5 Headphone and PCM Registers .....                                      | 109        |
| Table 3-15. PLL Characteristics .....   | 22        | 6.6 Interrupt Status and Mask Registers .....                              | 112        |
| Table 3-16. Crystal Characteristics .....   | 23        | <b>7 Register Descriptions</b> .....                                       | <b>113</b> |
| Table 3-17. Power-Supply Rejection Ratio (PSRR) Characteristics .....   | 23        | 7.1 Global Registers .....   | 113        |
| Table 3-18. DC Characteristics .....  | 24        | 7.2 PLL Registers .....  | 116        |
| Table 3-19. Power Consumption .....   | 24        | 7.3 ASP and XSP Registers .....  | 118        |
| Table 3-20. Serial-Port Interface Characteristics .....   | 24        | 7.4 DSD Registers .....  | 124        |
| Table 3-21. DSD Switching Characteristics .....   | 25        | 7.5 Headphone and PCM Registers .....                                      | 127        |
| Table 3-22. I <sup>2</sup> C Slave Port Characteristics .....   | 26        | 7.6 Interrupt Status and Mask Registers .....                              | 134        |
| <b>4 Functional Description</b> .....   | <b>28</b> | <b>8 PCB Layout Considerations</b> .....                                   | <b>140</b> |
| 4.1 Overview .....  | 28        | 8.1 Power Supply .....   | 140        |
| 4.2 Analog Outputs .....  | 31        | 8.2 Grounding .....  | 140        |
| 4.3 Class H Amplifier Output .....  | 32        | 8.3 HPREFA and HPREFB Routing .....  | 140        |
| 4.4 Alternate Headphone Inputs .....  | 37        | 8.4 QFN Thermal Pad .....  | 140        |
| 4.5 Headphone Presence Detect and Output Load Detection .....   | 38        | <b>9 Performance Plots</b> .....   | <b>141</b> |
| 4.6 Clocking Architecture .....   | 41        | 9.1 Digital Filter Response .....  | 141        |
| 4.7 Clock Output and Fractional-N PLL .....   | 44        | <b>10 Package Dimensions</b> .....   | <b>153</b> |
| 4.8 Filtering Options .....   | 46        | 10.1 40-Pin QFN Package Dimensions .....                                   | 153        |
| 4.9 Audio Serial Port (ASP) .....   | 47        | 10.2 42-Ball WLCSP Package Dimensions .....                                | 154        |
| 4.10 DSD Interface .....  | 55        | <b>11 Thermal Characteristics</b> .....                                    | <b>155</b> |
| 4.11 DSD and PCM Mixing .....   | 57        | <b>12 Ordering Information</b> .....                                       | <b>155</b> |
| 4.12 Standard Interrupts .....  | 57        | <b>13 References</b> .....   | <b>155</b> |
| 4.13 Control Port Operation .....   | 59        | <b>14 Revision History</b> .....   | <b>155</b> |
| 4.14 Programmable Filter .....  | 62        |  |            |

# 1 Pin Assignments and Descriptions

## 1.1 40-Pin QFN (Top-Down, Through-Package View)





Figure 1-1. Top-Down (Through-Package) View—QFN 40-Pin Diagram

**1.2 42-Ball WLCSP (Top-down, Through-Package View)**

**Figure 1-2. Top-Down (Through-Package) View—42-Ball WLCSP Package**

## 1.3 Pin Descriptions

**Table 1-1. Pin Descriptions**

| Pin Name  | QFN Pin # | WLCSP Ball | Power Supply  | I/O | Pin Description  | Internal Connection | Digital I/O Driver     | Digital I/O Receiver     |
|---|-----------|------------|---------------|-----|--|---------------------|------------------------|--------------------------|
| <b>Digital I/O</b>       |           |            |               |     |  |                     |                        |                          |
| ADR   | 30        | C2         | VL            | I   | <b>Address Bit (I<sup>2</sup>C).</b> In I <sup>2</sup> C Mode, ADR is a chip address pin.  | —                   | —                      | —                        |
| CLKOUT  | 33        | B2         | VL            | O   | <b>CLK Output.</b> Single-ended clock output sourced from PLL or buffered crystal.   | Weak pull-down      | CMOS output            | —                        |
| SCLK1   | 34        | A2         | VL            | I/O | <b>Serial Audio Input Bit Clock 1.</b> Serial bit clock for audio data on the SDIN pins.   | Weak pull-down      | CMOS output            | Hysteresis on CMOS input |
| LRCK1   | 38        | B3         | VL            | I/O | <b>Serial Audio Input Left/Right Clock.</b> Word-rate clock for the audio data on the SDIN pins.   | Weak pull-down      | CMOS output            | Hysteresis on CMOS input |
| SDIN1   | 2         | A6         | VL            | I   | <b>Serial Audio Input Data Port.</b> Audio data serial input pin 1.  | Weak pull-down      | —                      | Hysteresis on CMOS input |
| DSDA/<br>SDIN2  | 40        | A5         | VL            | I   | <b>DSD Data Input A/Serial Data In 2.</b> DSD audio or PCM audio data serial input pin 2.  | Weak pull-down      | —                      | Hysteresis on CMOS input |
| DSDB/<br>LRCK2  | 29        | C1         | VL            | I/O | <b>DSD Data Input B/Serial Audio Input Left/Right Clock 2.</b> DSD audio data serial input pin or word rate clock for the audio data on the SDIN2 pin.   | Weak pull-down      | CMOS output            | Hysteresis on CMOS input |
| DSDCLK/<br>SCLK2  | 32        | B1         | VL            | I/O | <b>DSD Clock Input/Serial Audio Input Bit Clock 2.</b> DSD clock input. Serial bit clock for audio data on the SDIN2 pin.  | Weak pull-down      | CMOS output            | Hysteresis on CMOS input |
| $\overline{\text{INT}}$   | 27        | C5         | VP            | O   | <b>Interrupt.</b> When pulled up, works as system interrupt pin. Open drain, active low programmable.  | —                   | CMOS open-drain output | —                        |
| $\overline{\text{RESET}}$   | 28        | C4         | VP            | I   | <b>System Reset.</b> The device enters system reset when enabled.  | —                   | —                      | Hysteresis on CMOS input |
| SDA   | 39        | B4         | VL            | I/O | <b>Serial Control Data I/O (I<sup>2</sup>C).</b> In I <sup>2</sup> C Mode, SDA is the control I/O data line.   | —                   | CMOS open-drain output | Hysteresis on CMOS input |
| SCL   | 1         | B5         | VL            | I   | <b>Software Clock (I<sup>2</sup>C).</b> Serial control interface clock used to clock control data bits into and out of the CS43131.  | —                   | —                      | Hysteresis on CMOS input |
| XTI/MCLK  | 37        | A4         | VL            | I   | <b>Crystal/Oscillator Input/MCLK In.</b> Crystal or digital clock input for the master clock.  | Weak pull-down      | —                      | Hysteresis on CMOS input |
| XTO   | 36        | A3         | VL            | O   | <b>Crystal/Oscillator Output.</b> Crystal output.  | Weak pull-down      | CMOS output            | —                        |
| <b>Analog I/O</b>      |           |            |               |     |  |                     |                        |                          |
| FILT+<br>FILT–  | 5<br>6    | D4<br>D5   | VA            | O   | <b>Positive/Negative Voltage Reference.</b> Positive/negative reference voltage for DAC.   | —                   | —                      | —                        |
| HP_<br>DETECT   | 22        | F4         | VP            | I   | <b>Headphone Detect.</b> Can be configured to be debounced on unplugged and plugged events before it is presented as a noninterrupt status bit (HPDETECT).                                     | —                   | Hi-Z                   | —                        |
| HPINB<br>HPINA  | 15<br>12  | F3<br>G5   | VCP_<br>FILT± | I   | <b>Headphone Audio Input.</b> For interfacing low power audio source, an alternate analog input path for the headphone output. Refer to analog specification table for full-scale input level. | Weak pull-down      | —                      | —                        |
| HPOUTB<br>HPOUTA  | 16<br>14  | G3<br>G4   | VCP_<br>FILT± | O   | <b>Headphone Audio Output.</b> Refer to analog specification table for full-scale output level.  | —                   | —                      | —                        |
| HPREFB<br>HPREFA  | 17<br>13  | E3<br>E4   | VCP_<br>FILT± | I   | <b>Headphone Output Reference.</b> Reference for headphone amplifier and detect.   | —                   | —                      | —                        |
| <b>Power Supplies</b>  |           |            |               |     |  |                     |                        |                          |
| VL  | 31        | A1         | N/A           | I   | <b>Logic Power.</b> Input/Output power supply, typically +1.8 V.   | —                   | —                      | —                        |
| VD  | 4         | C6         | N/A           | I   | <b>Internal Digital Power.</b> Internal digital power supply, typically +1.8 V.  | —                   | —                      | —                        |
| VA  | 7         | D6         | N/A           | I   | <b>Analog Power.</b> Power supply for the internal analog section.   | —                   | —                      | —                        |

**Table 1-1. Pin Descriptions (Cont.)**

| Pin Name   | QFN Pin # | WLCSP Ball | Power Supply | I/O | Pin Description   | Internal Connection | Digital I/O Driver | Digital I/O Receiver |
|--|-----------|------------|--------------|-----|---|---------------------|--------------------|----------------------|
| VCP  | 25        | D2         | N/A          | I   | <b>Charge Pump Supply.</b> Provides charge pump voltage to the headphone Class H analog output circuit.   | —                   | —                  | —                    |
| VP   | 26        | D1         | N/A          | I   | <b>Battery supply.</b> Provides voltage to the headphone Class H circuit.   | —                   | —                  | —                    |
| <b>Ground</b>       |           |            |              |     |   |                     |                    |                      |
| GNDD   | 35        | C3         | N/A          | I   | <b>Digital and I/O Ground.</b> Ground for the I/O and core logic. GNDA, GNDCP, and GNDD must be connected to a common ground area under the chip.   | —                   | —                  | —                    |
| GNDA   | 8         | E5         | N/A          | I   | <b>Analog Ground.</b> Ground reference for the internal analog section. GNDA, GNDCP, and GNDD must be connected to a common ground area under the chip.   | —                   | —                  | —                    |
| GNDCP  | 19        | F2         | N/A          | I   | <b>Charge Pump Ground.</b> Ground reference for the charge pump section. GNDA, GNDCP, and GNDD must be connected to a common ground area under the chip.  | —                   | —                  | —                    |
| <b>Charge Pump</b>  |           |            |              |     |   |                     |                    |                      |
| VCP_FILT+  | 21        | E2         | VCP/         | I/O | <b>Inverting Charge Pump Filter Connection.</b> Power supply from the inverting charge pump that provides the positive/negative rail for the analog output. When operating in external VCP_FILT mode, these pins can directly take in supply voltage. | —                   | —                  | —                    |
| VCP_FILT–  | 18        | G2         | VP 1         |     |   |                     |                    |                      |
| –VA  | 9         | E6         | VA           | O   | <b>VA Negative Charge Pump Output.</b> Negative charge pump output for DAC rail. It is derived from VA.   | —                   | —                  | —                    |
| FLYP_VA  | 10        | F6         | VA           | O   | <b>–VA Charge Pump Cap Positive/Negative Node.</b> Positive/negative nodes for the DAC negative charge pump's flying capacitor.   | —                   | —                  | —                    |
| FLYN_VA  | 11        | G6         |              |     |   |                     |                    |                      |
| FLYP_VCP   | 24        | E1         | VCP/         | O   | <b>–VCP Charge Pump Cap Positive Node.</b> Positive node for the analog output negative charge pump's flying capacitor.   | —                   | —                  | —                    |
| FLYC_VCP   | 23        | F1         | VP 1         |     |   |                     |                    |                      |
| FLYN_VCP   | 20        | G1         | VCP_         | O   | <b>–VCP Charge Pump Cap Negative Node.</b> Negative node for the analog output negative charge pump's flying capacitor.   | —                   | —                  | —                    |
|  |           |            | FILT±        |     |   |                     |                    |                      |
| <b>Test</b>       |           |            |              |     |   |                     |                    |                      |
| TSO  | 3         | B6         | N/A          | I/O | <b>Test Output.</b>   | —                   | —                  | —                    |
| TSI  | —         | D3, F5     |              |     | <b>Test Input.</b>  | —                   | —                  | —                    |


1. The power supply is determined by ADPT\_PWR setting (see [Section 4.3.1](#)). VP is used if ADPT\_PWR = 001 (VP\_LDO Mode) or when necessary for ADPT\_PWR = 111 (Adapt-to-Signal Mode).

## 1.4 Electrostatic Discharge (ESD) Protection Circuitry



ESD-sensitive device. The CS43131 is manufactured on a CMOS process. Therefore, it is generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken while handling and storing this device. This device is qualified to current JEDEC ESD standards.


Fig. 1-3 provides a composite view of the ESD domains showing the ESD protection paths between each pad and the substrate (GND), as well as the interrelations between some domains. Note that this figure represents the structure for the internal protection devices and that additional protections can be implemented as part of the integration into the board.





**Figure 1-3. Composite ESD Topology**

Table 1-2 shows the individual ESD domains and lists the pins associated with each domain.

**Table 1-2. ESD Domains**

| ESD Domain | Signal Name<br>(See * in Topology Figures for Pad)  | Topology   |
|------------|---|--|
| VL/GNDD    | ADR<br>DSDCLK/SCLK2<br>SCL<br>SDA<br>DSDB/LRCK2<br>DSDA/SDIN2<br>SDIN1<br>LRCK1<br>SCLK1<br>CLKOUT<br>XTI/MCLK<br>XTO |  |

**Table 1-2. ESD Domains (Cont.)**

| ESD Domain              | Signal Name<br>(See * in Topology Figures for Pad)                 | Topology  |
|-------------------------|--|---|
| VA/-VA                  | FLYN_VA<br>FLYP_VA<br>FILT+<br>FILT-                               |   |
| VP/GNDCP                | RESET<br>INT   |  |
| VP/VCP_FILT-            | FLYP_VCP<br>FLYC_VCP<br>HP_DETECT                                  |   |
| VCP_FILT+/<br>VCP_FILT- | FLYN_VCP<br>HPINA<br>HPINB<br>HPOUTA<br>HPOUTB<br>HPREFA<br>HPREFB |   |

## 2 Typical Connection Diagram





Figure 2-1. Typical Connection Diagram



**Figure 2-2. Typical Connection Diagram (Mono Mode)**

**Note:**

1. The value for  $R_{p\_1}$  can be determined by the interrupt pin specification in [Table 3-13](#).

### 3 Characteristics and Specifications

Table 3-1 defines parameters as they are characterized in this section.

**Table 3-1. Parameter Definitions**

| Parameter                                 | Definition   |
|---|--|
| Dynamic range                             | The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. A signal-to-noise ratio measurement over the specified bandwidth made with a –60-dB signal; 60 dB is added to resulting measurement to refer the measurement to full scale. This technique ensures that distortion components are below the noise level and do not affect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17–1991, and the Electronic Industries Association of Japan, EIAJ CP–307. Dynamic range is expressed in decibel units. |
| Gain drift                                | The change in gain value with temperature, expressed in ppm/°C units.  |
| Idle channel noise                        | The rms value of the signal with no input applied (properly back-terminated analog input, digital zero, or zero modulation input). Measured over the specified bandwidth.  |
| Interchannel gain mismatch                | The gain difference between left and right channel pairs. Interchannel gain mismatch is expressed in decibel units.  |
| Interchannel phase mismatch               | The phase difference between left and right channel pairs at 997-Hz sine wave input. Interchannel phase mismatch is expressed in degree units (with respect to 997-Hz sine wave input).  |
| Interchannel isolation                    | A measure of cross talk between the left and right channel pairs. Interchannel isolation is measured for each channel at the converter's output with no signal to the input under test and a full-scale signal applied to the other channel. Interchannel isolation is expressed in decibel units.   |
| Load resistance and capacitance           | The recommended minimum resistance and maximum capacitance required for the internal op-amp's stability and signal integrity. The load capacitance effectively moves the band-limiting pole of the amp in the output stage. Increasing load capacitance beyond the recommended value can cause the internal op-amp to become unstable.   |
| Output offset voltage                     | The DC offset voltage present at the amplifier's output when its input signal is in a mute state. The offset exists due to CMOS process limitations and is proportional to analog volume settings. When measuring the offset out of the headphone amplifier, the headphone amplifier is ON.  |
| Total harmonic distortion + noise (THD+N) | The ratio of the rms sum of distortion and noise spectral components across the specified bandwidth (typically 20 Hz–20 kHz) relative to the rms value of the signal. THD+N is measured at –1 and –20 dBFS for the analog input and at 0 and –20 dB for the analog output, as suggested in AES17–1991 Annex A. THD+N is expressed in decibel units.  |
| Turn-on time                              | Turn-on time is measured from when the PDN_HP = 0 ACK signal is received to when the signal appears on the HP output.  |

**Table 3-2. Recommended Operating Conditions**

Test conditions (unless otherwise specified): GNDD = GNDA = GNDPC = 0 V, all voltages with respect to ground.

| Parameters <sup>1</sup>                        |                                      | Symbol   | Minimum            | Maximum           | Units |   |
|--|--------------------------------------|--|--------------------|-------------------|-------|---|
| DC power supply                                | Analog                               | VA   | 1.66               | 1.94              | V     |   |
|  | Charge pump                          | VCP  | 1.66               | 1.94              | V     |   |
|  | Filtered charge pump <sup>2</sup>    | EXT_VCPFLT = 1   | VCP_FILTER+        | 2.85              | 3.15  | V |
|  |                                      |  | VCP_FILTER–        | –3.15             | –2.85 | V |
|  | Battery supply                       | HV_EN = 0, EXT_VCPFLT = 0<br>HV_EN = 1, EXT_VCPFLT = 0<br>EXT_VCPFLT = 1 | VP                 | 3.0               | 5.25  | V |
|  |                                      |  |                    | 3.3               | 5.25  | V |
|  |                                      |  |                    | 3.3               | 5.25  | V |
| Digital Interface                              |                                      | VL   | 1.66               | 1.94              | V     |   |
| Digital Internal                               |                                      | VD   | 1.66               | 1.94              | V     |   |
| External voltage applied to pin <sup>3,4</sup> | HP_DETECT pin                        | V <sub>INH1</sub>  | –0.3 – VCP_FILTER– | VP + 0.3          | V     |   |
|  | VCP_FILTER± domain pins <sup>5</sup> | V <sub>VCPF</sub>  | –0.3 – VCP_FILTER– | 0.3 + VCP_FILTER+ | V     |   |
|  | VL domain pins                       | V <sub>VL</sub>  | –0.3               | VL + 0.3          | V     |   |
|  | VA domain pins                       | V <sub>VA</sub>  | –0.3               | VA + 0.3          | V     |   |
|  | VP domain pins                       | V <sub>VP</sub>  | –0.3               | VP + 0.3          | V     |   |
| Ambient temperature                            |                                      | T <sub>A</sub>   | –10                | +70               | °C    |   |

1. Device functional operation is guaranteed within these limits. Functionality is not guaranteed or implied outside of these limits. Operation outside of these limits may adversely affect device reliability.

2. If +1dB\_EN = 1, the minimum VCP\_FILTER+ voltage becomes 3.0 V, and the maximum VCP\_FILTER– voltage becomes –3.0 V.

3. The maximum over/undervoltage is limited by the input current.

4. Table 1-1 lists the power supply domain in which each CS43131 pin resides.

5. VCP\_FILTER± is specified in Table 3-18.

**Table 3-3. Absolute Maximum Ratings**

 Test conditions (unless otherwise specified): GNDD = GNDA = GND<sub>CP</sub> = 0 V; all voltages with respect to ground.

| Parameters                                    | Symbol                          | Minimum   | Maximum | Units |   |
|---|---------------------------------|-----------|---------|-------|---|
| DC power supply                               | Analog                          | VA        | -0.3    | 2.33  | V |
|   | Battery                         | VP        | -0.3    | 6.3   | V |
|   | Charge pump                     | VCP       | -0.3    | 2.33  | V |
|   | Filtered charge pump (positive) | VCP_FILT+ | -0.3    | 3.3   | V |
|   | Filtered charge pump (negative) | VCP_FILT- | -3.3    | 0.3   | V |
|   | Digital interface               | VL        | -0.3    | 2.33  | V |
|   | Digital internal                | VD        | -0.3    | 2.33  | V |
| Input current <sup>1</sup>                    | I <sub>in</sub>                 | —         | ±10     | mA    |   |
| Ambient operating temperature (power applied) | T <sub>A</sub>                  | -50       | +115    | °C    |   |
| Storage temperature                           | T <sub>stg</sub>                | -65       | +150    | °C    |   |

**Caution:** Stresses beyond “Absolute Maximum Ratings” levels may cause permanent damage to the device. These levels are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in [Table 3-2](#), “Recommended Operating Conditions” is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

1. Any pin except supplies and HPINx. Transient currents of up to ±100 mA on the analog input pins do not cause SCR latch-up.

**Table 3-4. Analog Output Characteristics (HV\_EN = 1) <sup>1</sup>**

Test conditions (unless otherwise specified): [Fig. 2-1](#) shows CS43131 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GNDA = GND<sub>CP</sub> = GNDD = 0 V; voltages are with respect to ground; HV\_EN = 1; ASP\_M/Sb = 1; typical, min/max performance data taken with VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; T<sub>A</sub> = +25°C; measurement bandwidth is 20 Hz–20 kHz; ASP\_SPRATE = 0001 (LRCK = 44.1-kHz mode); PDN\_XTAL = 0, MCLK\_INT = 1, PLUS\_1DB = 0, and MCLK\_SRC\_SEL = 00 (crystal frequency f<sub>X<sub>TAL</sub></sub> = 22.5792 MHz); Volume = 0 dB; when testing in DSD processor mode, DSD\_ZERODB = 1; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on HPREFx.

| PCM and DSD Processor Mode Parameter <sup>2,3,4</sup>  |   |                     |            | Minimum | Typical         | Maximum         | Units |
|--|---|---------------------|------------|---------|-----------------|-----------------|-------|
| HPOUTx<br>R <sub>L</sub> = 10 kΩ<br>C <sub>L</sub> = 200 pF<br>OUT_FS = 11<br>Volume = 0 dB<br>+1dB_EN = 0, <sup>5</sup><br>unless otherwise specified | Dynamic range<br>(defined in <a href="#">Table 3-1</a> )                      | 24-bit, 32-bit, DSD | A-weighted | 124     | 130             | —               | dB    |
|  |   |                     | Unweighted | 121     | 127             | —               | dB    |
|  |   | 16-bit              | A-weighted | 91      | 97              | —               | dB    |
|  |   |                     | Unweighted | 88      | 94              | —               | dB    |
|  | THD+N<br>(defined in <a href="#">Table 3-1</a> )                              | 24-bit, 32-bit      | 0 dB       | —       | -115            | -109            | dB    |
|  |   |                     | -20 dB     | —       | -97             | —               | dB    |
|  |   |                     | -60 dB     | —       | -67             | -61             | dB    |
|  |   |                     | 16-bit     | 0 dB    | —               | -94             | -88   |
|  |   | DSD                 | -20 dB     | —       | -74             | —               | dB    |
|  |   |                     | -60 dB     | —       | -34             | -28             | dB    |
|  |   |                     | 0 dB       | —       | -108            | -101            | dB    |
|  |   |                     | -20 dB     | —       | -97             | —               | dB    |
|  | -60 dB  | —                   | -67        | -61     | dB              |                 |       |
|  | Idle channel noise<br>(A-weighted)<br>(defined in <a href="#">Table 3-1</a> ) | 24-bit, 32-bit, DSD | —          | 0.55    | —               | μV              |       |
| Full-scale output voltage  |   | 4.66                | 4.90       | 5.14    | V <sub>pp</sub> |                 |       |
| Interchannel isolation <sup>6</sup> (defined in <a href="#">Table 3-1</a> )  | 217 Hz  | —                   | 120        | —       | dB              |                 |       |
|  | 1 kHz   | —                   | 120        | —       | dB              |                 |       |
|  | 20 kHz  | —                   | 100        | —       | dB              |                 |       |
| HPOUTx<br>R <sub>L</sub> = 10 kΩ<br>C <sub>L</sub> = 200 pF<br>OUT_FS = 11<br>Volume = 0 dB<br>+1dB_EN = 1,<br>unless otherwise specified              | THD+N<br>(defined in <a href="#">Table 3-1</a> )                              | 24-bit, 32-bit, DSD | 0 dB       | —       | -105            | —               | dB    |
|  | Full-scale output voltage   |                     | 5.42       | 5.70    | 5.99            | V <sub>pp</sub> |       |

**Table 3-4. Analog Output Characteristics (HV\_EN = 1) <sup>1</sup> (Cont.)**

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43131 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; HV\_EN = 1; ASP\_M/Sb = 1; typical, min/max performance data taken with VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; TA = +25°C; measurement bandwidth is 20 Hz–20 kHz; ASP\_SPRATE = 0001 (LRCK = 44.1-kHz mode); PDN\_XTAL = 0, MCLK\_INT = 1, PLUS\_1DB = 0, and MCLK\_SRC\_SEL = 00 (crystal frequency  $f_{XTAL}$  = 22.5792 MHz); Volume = 0 dB; when testing in DSD processor mode, DSD\_ZERODB = 1; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on HPREFx.

| PCM and DSD Processor Mode Parameter <sup>2,3,4</sup>  |  |                     |            | Minimum | Typical         | Maximum         | Units  |
|--|--|---------------------|------------|---------|-----------------|-----------------|--------|
| HPOUTx<br>R <sub>L</sub> = 600 Ω<br>C <sub>L</sub> = 200 pF<br>OUT_FS = 11<br>Volume = 0 dB<br>+1dB_EN = 0,<br>unless otherwise<br>specified | Dynamic range<br>(defined in Table 3-1)            | 24-bit, 32-bit, DSD | A-weighted | 124     | 130             | —               | dB     |
|  |  |                     | Unweighted | 121     | 127             | —               | dB     |
|  |  | 16-bit              | A-weighted | 91      | 97              | —               | dB     |
|  |  |                     | Unweighted | 88      | 94              | —               | dB     |
|  | THD+N<br>(defined in Table 3-1)                    | 24-bit, 32-bit      | 0 dB       | —       | –115            | –109            | dB     |
|  |  |                     | –20 dB     | —       | –97             | —               | dB     |
|  |  |                     | –60 dB     | —       | –67             | –61             | dB     |
|  |  |                     | 0 dB       | —       | –94             | –88             | dB     |
|  |  | 16-bit              | –20 dB     | —       | –74             | —               | dB     |
|  |  |                     | –60 dB     | —       | –34             | –28             | dB     |
|  |  |                     | 0 dB       | —       | –108            | –101            | dB     |
|  |  |                     | –20 dB     | —       | –97             | —               | dB     |
| DSD  | –60 dB   | —                   | –67        | –61     | dB              |                 |        |
|  | 0 dB   | —                   | —          | —       | dB              |                 |        |
| Idle channel noise<br>(A-weighted)<br>(defined in Table 3-1)   | 24-bit, 32-bit, DSD                                | —                   | 0.55       | —       | μV              |                 |        |
| Full-scale output voltage  | —  | 4.66                | 4.90       | 5.14    | V <sub>pp</sub> |                 |        |
| Output power   | —  | —                   | 5          | —       | mW              |                 |        |
| Interchannel isolation (defined in Table 3-1)  | 217 Hz   | —                   | 120        | —       | dB              |                 |        |
|  | 1 kHz  | —                   | 120        | —       | dB              |                 |        |
|  | 20 kHz   | —                   | 100        | —       | dB              |                 |        |
| HPOUTx<br>R <sub>L</sub> = 600 Ω<br>C <sub>L</sub> = 200 pF<br>OUT_FS = 11<br>Volume = 0 dB<br>+1dB_EN = 1,<br>unless otherwise<br>specified | THD+N<br>(defined in Table 3-1)                    | 24-bit, 32-bit, DSD | 0 dB       | —       | –105            | —               | dB     |
|  |  | —                   | —          | —       | —               | —               | dB     |
|  | Full-scale output voltage                          | —                   | 5.42       | 5.70    | 5.99            | V <sub>pp</sub> |        |
| Output power   | —  | —                   | 6.8        | —       | mW              |                 |        |
| Other characteristics<br>for HPOUTx  | Interchannel gain mismatch (defined in Table 3-1)  |                     |            | —       | ±0.1            | —               | dB     |
|  | Interchannel phase mismatch (defined in Table 3-1) |                     |            | —       | —               | ±0.01           | °      |
|  | Output offset voltage: Mute (defined in Table 3-1) |                     |            | —       | ±50             | ±100            | μV     |
|  | Gain drift (defined in Table 3-1)                  |                     |            | —       | ±100            | —               | ppm/°C |
|  | Load resistance (R <sub>L</sub> )                  |                     |            | 600     | —               | —               | Ω      |
|  | Load capacitance (C <sub>L</sub> )                 |                     |            | —       | —               | 1               | nF     |
|  | Turn-on time (defined in Table 3-1)                |                     |            | —       | —               | 12              | ms     |
| Click/pop during PDN_HP enable or disable  |  |                     | A-weighted | —       | ±50             | ±100            | μV     |

1. This table also applies to external VCP\_FILTER supply mode: CS43131 power up procedure is per description in Section 5.13.1; EXT\_VCPFILTER = 1;

VCP\_FILTER+ and VCP\_FILTER– comply to Table 3-2 when EXT\_VCPFILTER = 1; in this mode, HV\_EN must be set to 1.


2. One LSB of triangular PDF dither is added to PCM data.

3. Referred to the typical full-scale voltage. Applies to all THD+N and dynamic range values in the table.

4. DSD performance may be limited by the source recording. 0 dB-SACD = 50% modulation index.

5. The volume must be configured as indicated to achieve specified output characteristics.

6. Output test configuration. Symbolized component values are specified in the test conditions.



**Table 3-5. Analog Output Characteristics (HV\_EN = 0) 1**

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43131 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GND<sub>A</sub> = GND<sub>CP</sub> = GND<sub>D</sub> = 0 V; voltages are with respect to ground; HV\_EN = 0; ASP\_M/Sb = 1; typical, min/max performance data taken with V<sub>A</sub> = V<sub>CP</sub> = 1.8 V; V<sub>L</sub> = V<sub>D</sub> = 1.8 V; V<sub>P</sub> = 3.6 V; T<sub>A</sub> = +25°C; measurement bandwidth is 20 Hz–20 kHz; ASP\_SPRATE = 0001 (LRCK = 44.1-kHz mode); PDN\_XTAL = 0, MCLK\_INT = 1, and MCLK\_SRC\_SEL = 00 (crystal frequency f<sub>XTAL</sub> = 22.5792 MHz); Volume = 0 dB; when testing in DSD processor mode, DSD\_ZERODB = 1; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on HPREF<sub>x</sub>.


| PCM and DSD Processor Mode Parameter 2,3,4   |   |                     |            | Minimum | Typical | Maximum         | Units |
|--|---|---------------------|------------|---------|---------|-----------------|-------|
| HPOUT <sub>x</sub> ;<br>R <sub>L</sub> = 10 kΩ<br>C <sub>L</sub> = 200 pF<br>OUT_FS = 10<br>Volume = 0 dB, <sup>5</sup><br>unless otherwise<br>specified | Dynamic range<br>(defined in Table 3-1) | 24-bit, 32-bit, DSD | A-weighted | 122     | 128     | —               | dB    |
|  |   |                     | Unweighted | 119     | 125     | —               | dB    |
|  |   | 16-bit              | A-weighted | 91      | 97      | —               | dB    |
|  |   |                     | Unweighted | 88      | 94      | —               | dB    |
|  | THD+N<br>(defined in Table 3-1)         | 24-bit, 32-bit      | 0 dB       | —       | -113    | -107            | dB    |
|  |   |                     | -20 dB     | —       | -95     | —               | dB    |
|  |   |                     | -60 dB     | —       | -65     | -59             | dB    |
|  |   | 16-bit              | 0 dB       | —       | -94     | -88             | dB    |
|  |   |                     | -20 dB     | —       | -74     | —               | dB    |
|  |   |                     | -60 dB     | —       | -34     | -28             | dB    |
| DSD  | 0 dB                                    | —                   | -109       | -103    | dB      |                 |       |
|  | -20 dB                                  | —                   | -95        | —       | dB      |                 |       |
|  | -60 dB                                  | —                   | -65        | -59     | dB      |                 |       |
| Idle channel noise<br>(A-weighted)<br>(defined in Table 3-1)   | 24-bit, 32-bit, DSD                     |                     | —          | 0.55    | —       | μV              |       |
| Full-scale output voltage  |   |                     | 3.76       | 3.96    | 4.16    | V <sub>pp</sub> |       |
| Interchannel isolation <sup>6</sup> (defined in Table 3-1)   |   | 217 Hz              | —          | 120     | —       | dB              |       |
|  |   | 1 kHz               | —          | 120     | —       | dB              |       |
|  |   | 20 kHz              | —          | 100     | —       | dB              |       |
| HPOUT <sub>x</sub> ;<br>R <sub>L</sub> = 600 Ω<br>C <sub>L</sub> = 200 pF<br>OUT_FS = 10<br>Volume = 0 dB,<br>unless otherwise<br>specified              | Dynamic range<br>(defined in Table 3-1) | 24-bit, 32-bit, DSD | A-weighted | 122     | 128     | —               | dB    |
|  |   |                     | Unweighted | 119     | 125     | —               | dB    |
|  |   | 16-bit              | A-weighted | 91      | 97      | —               | dB    |
|  |   |                     | Unweighted | 88      | 94      | —               | dB    |
|  | THD+N<br>(defined in Table 3-1)         | 24-bit, 32-bit      | 0 dB       | —       | -113    | -107            | dB    |
|  |   |                     | -20 dB     | —       | -95     | —               | dB    |
|  |   |                     | -60 dB     | —       | -65     | -59             | dB    |
|  |   | 16-bit              | 0 dB       | —       | -94     | -88             | dB    |
|  |   |                     | -20 dB     | —       | -74     | —               | dB    |
|  |   |                     | -60 dB     | —       | -34     | -28             | dB    |
| DSD  | 0 dB                                    | —                   | -109       | -103    | dB      |                 |       |
|  | -20 dB                                  | —                   | -95        | —       | dB      |                 |       |
|  | -60 dB                                  | —                   | -65        | -59     | dB      |                 |       |
| Idle channel noise<br>(A-weighted)<br>(defined in Table 3-1)   | 24-bit, 32-bit, DSD                     |                     | —          | 0.55    | —       | μV              |       |
| Full-scale output voltage  |   |                     | 3.76       | 3.96    | 4.16    | V <sub>pp</sub> |       |
| Output power   |   |                     | —          | 3.3     | —       | mW              |       |
| Interchannel isolation <sup>6</sup> (defined in Table 3-1)   |   | 217 Hz              | —          | 120     | —       | dB              |       |
|  |   | 1 kHz               | —          | 120     | —       | dB              |       |
|  |   | 20 kHz              | —          | 100     | —       | dB              |       |

**Table 3-5. Analog Output Characteristics (HV\_EN = 0) <sup>1</sup> (Cont.)**

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43131 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; HV\_EN = 0; ASP\_M/Sb = 1; typical, min/max performance data taken with VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; TA = +25°C; measurement bandwidth is 20 Hz–20 kHz; ASP\_SPRATE = 0001 (LRCK = 44.1-kHz mode); PDN\_XTAL = 0, MCLK\_INT = 1, and MCLK\_SRC\_SEL = 00 (crystal frequency  $f_{XTAL}$  = 22.5792 MHz); Volume = 0 dB; when testing in DSD processor mode, DSD\_ZERODB = 1; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on HPREFx.

| PCM and DSD Processor Mode Parameter <sup>2,3,4</sup>   |  |                     |            | Minimum    | Typical         | Maximum | Units  |
|---|--|---------------------|------------|------------|-----------------|---------|--------|
| HPOUTx;<br>R <sub>L</sub> = 32 Ω<br>C <sub>L</sub> = 200 pF<br>OUT_FS = 01<br>Volume = 0 dB,<br>unless otherwise<br>specified | Dynamic range<br>(defined in Table 3-1)            | 24-bit, 32-bit, DSD | A-weighted | 119        | 125             | —       | dB     |
|   |  |                     | Unweighted | 116        | 122             | —       | dB     |
|   |  | 16-bit              | A-weighted | 91         | 97              | —       | dB     |
|   |  |                     | Unweighted | 88         | 94              | —       | dB     |
|   | THD+N<br>(defined in Table 3-1)                    | 24-bit, 32-bit      | 0 dB       | —          | –110            | –104    | dB     |
|   |  |                     | –20 dB     | —          | –92             | —       | dB     |
|   |  |                     | –60 dB     | —          | –62             | –56     | dB     |
|   |  |                     | 0 dB       | —          | –94             | –88     | dB     |
|   |  | 16-bit              | –20 dB     | —          | –74             | —       | dB     |
|   |  |                     | –60 dB     | —          | –34             | –28     | dB     |
|   |  |                     | 0 dB       | —          | –106            | –96     | dB     |
|   |  | DSD                 | –20 dB     | —          | –92             | —       | dB     |
|   |  |                     | –60 dB     | —          | –62             | –56     | dB     |
|   |  |                     | 0 dB       | —          | —               | —       | dB     |
| Idle channel noise<br>(A-weighted)<br>(defined in Table 3-1)  | 24-bit, 32-bit, DSD                                | —                   | 0.55       | —          | μV              |         |        |
| Full-scale output voltage   | —  | 2.68                | 2.81       | 2.96       | V <sub>pp</sub> |         |        |
| Output power  | —  | —                   | 30.8       | —          | mW              |         |        |
| Interchannel isolation <sup>6</sup> (defined in Table 3-1)  | 217 Hz   | —                   | 110        | —          | dB              |         |        |
|   | 1 kHz  | —                   | 105        | —          | dB              |         |        |
|   | 20 kHz   | —                   | 90         | —          | dB              |         |        |
| HPOUTx;<br>R <sub>L</sub> = 16 Ω<br>C <sub>L</sub> = 200 pF<br>OUT_FS = 00<br>Volume = 0 dB,<br>unless otherwise<br>specified | Dynamic range<br>(defined in Table 3-1)            | 24-bit, 32-bit      | A-weighted | 113        | 119             | —       | dB     |
|   |  |                     | Unweighted | 110        | 116             | —       | dB     |
|   |  | 16-bit              | A-weighted | 89         | 95              | —       | dB     |
|   |  |                     | Unweighted | 86         | 92              | —       | dB     |
|   | THD+N<br>(defined in Table 3-1)                    | 24-bit, 32-bit      | 0 dB       | —          | –100            | –94     | dB     |
|   |  |                     | –20 dB     | —          | –86             | —       | dB     |
|   |  |                     | –60 dB     | —          | –56             | –50     | dB     |
|   |  |                     | 0 dB       | —          | –94             | –88     | dB     |
|   |  | 16-bit              | –20 dB     | —          | –74             | —       | dB     |
|   |  |                     | –60 dB     | —          | –34             | –28     | dB     |
|   |  |                     | 0 dB       | —          | –100            | –94     | dB     |
|   |  | DSD                 | –20 dB     | —          | –86             | —       | dB     |
|   |  |                     | –60 dB     | —          | –56             | –50     | dB     |
|   |  |                     | 0 dB       | —          | —               | —       | dB     |
| Idle channel noise<br>(A-weighted)<br>(defined in Table 3-1)  | 24-bit, 32-bit, DSD                                | —                   | 0.55       | —          | μV              |         |        |
| Full-scale output voltage   | —  | 1.34                | 1.41       | 1.48       | V <sub>pp</sub> |         |        |
| Output power  | —  | —                   | 15.6       | —          | mW              |         |        |
| Interchannel isolation <sup>6</sup> (defined in Table 3-1)  | 217 Hz   | —                   | 105        | —          | dB              |         |        |
|   | 1 kHz  | —                   | 100        | —          | dB              |         |        |
|   | 20 kHz   | —                   | 85         | —          | dB              |         |        |
| Other characteristics<br>for HPOUTx   | Interchannel gain mismatch (defined in Table 3-1)  |                     |            | —          | ±0.1            | —       | dB     |
|   | Interchannel phase mismatch (defined in Table 3-1) |                     |            | —          | —               | ±0.01   | °      |
|   | Output offset voltage: Mute (defined in Table 3-1) |                     |            | —          | ±50             | ±100    | μV     |
|   | Gain drift (defined in Table 3-1)                  |                     |            | —          | ±100            | —       | ppm/°C |
|   | Load resistance (R <sub>L</sub> )                  |                     |            | 16         | —               | —       | Ω      |
|   | Load capacitance (C <sub>L</sub> )                 |                     |            | —          | —               | 1       | nF     |
|   | Turn-on time (defined in Table 3-1)                |                     |            | —          | —               | 12      | ms     |
|   | Audio latency after RESET released <sup>7</sup>    |                     |            | —          | —               | 22      | ms     |
|   | Click/pop during PDN_HP enable or disable          |                     |            | A-weighted | —               | ±50     | ±100   |

1. This table also applies to external VCP\_FILTER supply mode: CS43131 power up procedure as described in Section 4.3.5; EXT\_VCPFILTER=1; VCP\_FILTER+ and VCP\_FILTER- comply to Table 3-2 when EXT\_VCPFILTER = 1; in this mode, HV\_EN must be set to 1.
2. One LSB of triangular PDF dither is added to PCM data.
3. Referred to the typical full-scale voltage. Applies to all THD+N and dynamic range values in the table.
4. DSD performance may be limited by the source recording. 0 dB-SACD = 50% modulation index.
5. The volume must be configured as indicated to achieve specified output characteristics.
6. HP output test configuration. Symbolized component values are specified in the test conditions.



7. With I<sup>2</sup>C normal speed mode and 22.5792-MHz XTAL used as MCLK source, this specification is measured from reset released to when the audio signal appears on the output per power-up sequence listed in Section 5.13.1. PCM\_SZC should be set to Immediate (PCM\_SZC = 00) to hear audio at 20 ms after startup.

**Table 3-6. Wideband Flatness Mode Analog Output Characteristics 1**

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43131 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GND<sub>A</sub> = GND<sub>CP</sub> = GND<sub>D</sub> = 0 V; voltages are with respect to ground; ASP\_M/Sb = 1; typical, min/max performance data taken with V<sub>A</sub> = VCP = 1.8 V; V<sub>L</sub> = V<sub>D</sub> = 1.8 V; V<sub>P</sub> = 3.6 V; T<sub>A</sub> = +25°C; measurement bandwidth is 20 Hz–90 kHz; ASP\_SPRATE = 0110 (LRCK = 192-kHz mode); PDN\_XTAL = 0, MCLK\_INT = 1, and MCLK\_SRC\_SEL = 00 (crystal frequency f<sub>XTAL</sub> = 22.5792 MHz); Volume = 0 dB; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on HPREFx.

| Wideband Flatness Mode Parameter 2,3  |  |                |            | Minimum | Typical | Maximum | Units           |
|---|--|----------------|------------|---------|---------|---------|-----------------|
| HPOUTx<br>R <sub>L</sub> = 600 Ω<br>C <sub>L</sub> = 200 pF<br>OUT_FS = 11<br>Volume = 0 dB<br>+1dB_EN = 0<br>HV_EN = 1,<br>unless otherwise<br>specified | Dynamic range  | 24-bit, 32-bit | A-weighted | 122     | 128     | —       | dB              |
|   | THD+N (20 Hz–20 kHz, defined in Table 3-1)             | 24-bit, 32-bit | 0 dB       | —       | –112    | –106    | dB              |
|   |  |                | –20 dB     | —       | –97     | —       | dB              |
|   |  |                | –60 dB     | —       | –67     | –61     | dB              |
|   | Idle channel noise (A-weighted) (defined in Table 3-1) | 24-bit, 32-bit |            | —       | 0.69    | —       | μV              |
|   | Full-scale output voltage                              |                |            | 4.66    | 4.90    | 5.14    | V <sub>pp</sub> |
| Output power  |  |                | —          | 5       | —       | mW      |                 |
| Interchannel isolation (defined in Table 3-1)   |  |                | 217 Hz     | —       | 120     | —       | dB              |
|   |  |                | 1 kHz      | —       | 120     | —       | dB              |
|   |  |                | 20 kHz     | —       | 110     | —       | dB              |
| HPOUTx<br>R <sub>L</sub> = 600 Ω<br>C <sub>L</sub> = 200 pF<br>OUT_FS = 11<br>Volume = 0 dB<br>+1dB_EN = 1<br>HV_EN = 1,<br>unless otherwise<br>specified | THD+N (20 Hz–20 kHz, defined in Table 3-1)             | 24-bit, 32-bit | 0 dB       | —       | –105    | –99     | dB              |
|   | Full-scale output voltage                              |                |            | 5.42    | 5.7     | 5.99    | V <sub>pp</sub> |
|   | Output power   |                |            | —       | 6.8     | —       | mW              |

**Table 3-6. Wideband Flatness Mode Analog Output Characteristics <sup>1</sup> (Cont.)**

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43131 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; ASP\_M/Sb = 1; typical, min/max performance data taken with VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; TA = +25°C; measurement bandwidth is 20 Hz–90 kHz; ASP\_SPRATE = 0110 (LRCK = 192-kHz mode); PDN\_XTAL = 0, MCLK\_INT = 1, and MCLK\_SRC\_SEL = 00 (crystal frequency  $f_{XTAL}$  = 22.5792 MHz); Volume = 0 dB; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on HPREFx.


| Wideband Flatness Mode Parameter <sup>2,3</sup>  |   |                             |                             | Minimum    | Typical | Maximum         | Units  |    |
|--|---|-----------------------------|-----------------------------|------------|---------|-----------------|--------|----|
| HPOUTx;<br>R <sub>L</sub> = 32 Ω<br>C <sub>L</sub> = 200 pF<br>OUT_FS = 01<br>Volume = 0 dB<br>HV_EN = 0,<br>unless otherwise<br>specified | Dynamic range   | 24-bit, 32-bit              | A-weighted                  | 117        | 123     | —               | dB     |    |
|  | Dynamic range<br>(MCLK = 19.2 MHz,<br>MCLK_SRC_SEL = 01,<br>MCLK_INT = 1) | 24-bit, 32-bit (DRE_EN = 1) | A-weighted                  | 115        | 121     | —               | dB     |    |
|  |   |                             | Unweighted                  | 88         | 94      | —               | dB     |    |
|  |   |                             | 24-bit, 32-bit (DRE_EN = 0) | A-weighted | 94      | 100             | —      | dB |
|  |   |                             |                             | Unweighted | 64      | 70              | —      | dB |
|  | THD+N (20 Hz–20 kHz,<br>defined in Table 3-1)                             | 24-bit, 32-bit              | 0 dB                        | —          | –110    | –104            | dB     |    |
|  |   |                             | –20 dB                      | —          | –92     | —               | dB     |    |
|  |   |                             | –60 dB                      | —          | –62     | –56             | dB     |    |
|  | THD+N (20 Hz–90 kHz,<br>defined in Table 3-1)                             | 24-bit, 32-bit              | 0 dB                        | —          | –89     | –83             | dB     |    |
|  |   |                             | –20 dB                      | —          | –78     | —               | dB     |    |
| –60 dB   |   |                             | —                           | –38        | –32     | dB              |        |    |
| Idle channel noise<br>(A-weighted)<br>(defined in Table 3-1)   | 24-bit, 32-bit  |                             | —                           | 0.69       | —       | μV              |        |    |
| Full-scale output voltage  |   |                             | 2.68                        | 2.81       | 2.96    | V <sub>pp</sub> |        |    |
| Output power   |   |                             | —                           | 30.8       | —       | mW              |        |    |
| Interchannel isolation <sup>4</sup> (defined in Table 3-1)   |   | 217 Hz                      | —                           | 110        | —       | dB              |        |    |
|  |   | 1 kHz                       | —                           | 105        | —       | dB              |        |    |
|  |   | 20 kHz                      | —                           | 90         | —       | dB              |        |    |
| Other characteristics<br>for HPOUTx  | Interchannel gain mismatch (defined in Table 3-1)                         |                             |                             | —          | ±0.1    | —               | dB     |    |
|  | Interchannel phase mismatch (defined in Table 3-1)                        |                             |                             | —          | —       | ±0.01           | °      |    |
|  | Output offset voltage: Mute (defined in Table 3-1)                        |                             |                             | —          | ±50     | ±100            | μV     |    |
|  | Gain drift (defined in Table 3-1)   |                             |                             | —          | ±100    | —               | ppm/°C |    |
|  | Load resistance (R <sub>L</sub> )   |                             |                             | 6          | —       | —               | Ω      |    |
|  | Load capacitance (C <sub>L</sub> )  |                             |                             | —          | —       | 1               | nF     |    |
|  | Turn-on time (defined in Table 3-1)                                       |                             |                             | —          | —       | 12              | ms     |    |
|  | Click/pop during PDN_HP enable or disable                                 |                             | A-weighted                  | —          | ±50     | ±100            | μV     |    |

1. This table also applies to external VCP\_FILTER supply mode: CS43131 power up procedure is per description in Section 5.13.1; EXT\_VCPFILTER = 1; VCP\_FILTER+ and VCP\_FILTER– comply to Table 3-2 when EXT\_VCPFILTER = 1; in this mode, HV\_EN must be set to 1.

2. One LSB of triangular PDF dither is added to PCM data.

3. Referred to the typical full-scale voltage. Applies to all THD+N and dynamic range values in the table.

4. HP output test configuration. Symbolized component values are specified in the test conditions.


**Table 3-7. Headphone Load Measurement**

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43131 connections; GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; typical performance data taken with VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; min/max performance data taken with VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; TA = +25°C. MCLK\_INT = 1, PDN\_XTAL = 0, and MCLK\_SRC\_SEL = 00 (crystal frequency  $f_{XTAL}$  = 22.5792 MHz)

| Parameters           | Symbol | Minimum | Typical | Maximum | Units |
|----------------------|--------|---------|---------|---------|-------|
| Frequency range      | —      | 20      | —       | 20k     | Hz    |
| Frequency resolution | —      | —       | 5.94    | —       | Hz    |

**Table 3-7. Headphone Load Measurement (Cont.)**

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43131 connections; GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; typical performance data taken with VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; min/max performance data taken with VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; TA = +25°C. MCLK\_INT = 1, PDN\_XTAL = 0, and MCLK\_SRC\_SEL = 00 (crystal frequency fXTAL = 22.5792 MHz)

| Parameters   | Symbol     | Minimum          | Typical | Maximum | Units |   |
|--|------------|------------------|---------|---------|-------|---|
| Low frequency impedance range                          | —          | 8                | —       | 1200    | Ω     |   |
| Relative impedance measurement capability <sup>1</sup> | —          | -12 <sup>2</sup> | —       | +12     | dB    |   |
| Impedance measurement accuracy <sup>3</sup>            | Gain error | —                | -10     | —       | +10   | % |
|  | Offset     | —                | -1      | —       | 1     | Ω |

1. Impedance measurement range is relative to low-frequency HP load impedance measured.
2. Or 4 Ω, whichever is greater.
3. Accuracy is referred to reported impedance.

**Table 3-8. Alternate Headphone Path**

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43131 connections; GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; typical performance data taken with VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; min/max performance data taken with VP = 3.6 V, VCP = 1.8 V, VA = 0 V, VL = VD = 1.8 V; RL = 32 Ω; TA = +25°C; measurement bandwidth is 20 Hz–20 kHz; MCLK\_SRC\_SEL = 10, PDN\_XTAL = 1.

| Parameters  | Symbol   | Minimum               | Typical | Maximum | Units |                 |    |
|---|--|-----------------------|---------|---------|-------|-----------------|----|
| Switch on characteristics<br>(PDN_HP = 1<br>HP_IN_EN = 1)   | Signal range when switch on <sup>1</sup>             | V <sub>INAI</sub>     | —       | —       | 3.00  | V <sub>pp</sub> |    |
|   | THD+N with 32 Ω @ 2.82 V <sub>pp</sub>               | —                     | —       | -103    | —     | dB              |    |
|   | Interchannel isolation                               | 217 Hz                | —       | 104     | 110   | —               | dB |
|   |  | 1 kHz                 | —       | —       | 105   | —               | dB |
|   |  | 20 kHz                | —       | —       | 90    | —               | dB |
| HPINx turn-on time <sup>2</sup>                             | EXT_VCPFILTER = 1                                    | t <sub>HPIN_ON</sub>  | —       | —       | 80    | μs              |    |
|   | EXT_VCPFILTER = 0                                    | —                     | —       | —       | 1.1   | ms              |    |
| Switch off characteristics<br>(PDN_HP = 1,<br>HP_IN_EN = 0) | Analog signal range when switched off <sup>3,4</sup> | V <sub>INOFF</sub>    | —       | —       | 0.3   | V <sub>p</sub>  |    |
|   | Turn-off time <sup>5</sup>                           | t <sub>HPIN_OFF</sub> | —       | —       | 20    | μs              |    |
|   | Off isolation <sup>6</sup>                           | 217 Hz                | —       | 120     | —     | —               | dB |
|   |  | 1 kHz                 | —       | 120     | —     | —               | dB |
| 20 kHz  |  | —                     | 100     | —       | —     | dB              |    |

1. When switch is on, maximally allowable voltage applied to HPINx pins.
2. HPINx turn-on time is measured when setting HP\_IN\_EN = 1. I<sup>2</sup>C ACK signal is received to when the signal appears on the HP out. MCLK\_SRC\_SEL = 00, PDN\_XTAL = 0, MCLK\_INT = 1. For EXT\_VCPFILTER = 1, VCP\_FILTER± has been properly charged to expected nominal values.
3. When switch is off, maximally allowable voltage applied to HPINx pins.
4. Before switch off event, it is required HPINx signal is within this range before the switch is turned off. When the switch is in off state, HPINx signal cannot exceed this specified range.
5. HPINx turn-off time is measured when HP\_IN\_EN = 0 ACK signal is received to when the signal disappears from the HP out. This spec also applies when register settings are: MCLK\_SRC\_SEL = 00, PDN\_XTAL = 0, MCLK\_INT = 1.
6. Off isolation specification is measured with V<sub>INOFF</sub> = 0.1 V<sub>p</sub> input.

**Table 3-9. Combined DAC Digital, On-Chip Analog and HPOUTx Filter Characteristics**

Test conditions (unless specified otherwise): The filter characteristics have been normalized to the sample rate (Fs) and can be referenced to the desired sample rate by multiplying the given characteristic by Fs. Single-Speed Mode refers to 32-, 44.1-, and 48-kHz sample rates. Double-Speed Mode refers to 88.2- and 96-kHz sample rates. Quad-Speed Mode refers to 176.4- and 192-kHz sample rates. Octuple-Speed Mode refers to 352.8- and 384-kHz sample rates. MCLK\_INT is an integer multiple of Fs; HPF disabled; no DC offset applied; group delay does not include serial port delay.

| Parameter  | Minimum   | Typical             | Maximum              | Units |                     |    |
|--|---|---------------------|----------------------|-------|---------------------|----|
| Fast Roll-Off<br>(FILTER_SLOW_FASTB = 0)<br>Single-Speed Mode <sup>1</sup> | Passband <sup>2</sup>                                 | to -0.01-dB corner  | 0                    | —     | 0.4535 <sup>4</sup> | Fs |
|  |   | to -3-dB corner     | 0                    | —     | 0.482               | Fs |
|  |   | attenuation @ Fs/2  | 8.44 <sup>3</sup>    | —     | —                   | dB |
|  | Passband ripple 10 Hz to -0.01-dB corner <sup>5</sup> | -0.01               | —                    | +0.01 | dB                  |    |
|  | Stopband  | 0.547               | —                    | —     | Fs                  |    |
|  | Stopband attenuation <sup>6</sup>                     | 110                 | —                    | —     | dB                  |    |
|  | Group delay (linear phase)                            | —                   | 39.5/Fs <sup>7</sup> | —     | s                   |    |
| Group delay (minimum phase)  | —   | 6.3/Fs <sup>8</sup> | —                    | s     |                     |    |
| Deemphasis error <sup>9</sup><br>(Relative to 1 kHz)                       | —   | —                   | ±0.3                 | dB    |                     |    |

**Table 3-9. Combined DAC Digital, On-Chip Analog and HPOUTx Filter Characteristics (Cont.)**

Test conditions (unless specified otherwise): The filter characteristics have been normalized to the sample rate ( $F_s$ ) and can be referenced to the desired sample rate by multiplying the given characteristic by  $F_s$ . Single-Speed Mode refers to 32-, 44.1-, and 48-kHz sample rates. Double-Speed Mode refers to 88.2- and 96-kHz sample rates. Quad-Speed Mode refers to 176.4- and 192-kHz sample rates. Octuple-Speed Mode refers to 352.8- and 384-kHz sample rates. MCLK\_INT is an integer multiple of  $F_s$ ; HPF disabled; no DC offset applied; group delay does not include serial port delay.

| Parameter   |   | Minimum  | Typical                      | Maximum                   | Units               |                      |
|---|---|--|------------------------------|---------------------------|---------------------|----------------------|
| Fast Roll-Off<br>( <a href="#">FILTER_SLOW_FASTB</a> = 0)<br>Double-Speed Mode <sup>1</sup> | Passband <sup>2</sup>                                 | to -0.01-dB corner<br>to -3-dB corner<br>attenuation @ $F_s/2$ | 0<br>0<br>7.77               | —<br>—<br>—               | 0.227<br>0.48<br>—  | $F_s$<br>$F_s$<br>dB |
|   | Passband ripple 10 Hz to -0.01-dB corner              | -0.01  | —                            | 0.01                      | dB                  |                      |
|   | Stopband  | 0.583  | —                            | —                         | $F_s$               |                      |
|   | Stopband attenuation <sup>6</sup>                     | 80   | —                            | —                         | dB                  |                      |
|   | Group delay (linear phase)                            | PHCOMB_LOWLATB = 1   | —                            | 22.3/ $F_s$               | —                   | s                    |
|   | Group delay (minimum phase)                           | PHCOMB_LOWLATB = 0   | —                            | 7.5/ $F_s$                | —                   | s                    |
| Fast Roll-Off<br>( <a href="#">FILTER_SLOW_FASTB</a> = 0)<br>Quad-Speed Mode <sup>1</sup>   | Passband <sup>2</sup>                                 | to -0.01-dB corner<br>to -3-dB corner<br>attenuation @ $F_s/2$ | 0<br>0<br>9.44               | —<br>—<br>—               | 0.114<br>0.46<br>—  | $F_s$<br>$F_s$<br>dB |
|   | Passband ripple 10 Hz to -0.01-dB corner              | -0.01  | —                            | 0.01                      | dB                  |                      |
|   | Stopband  | 0.583  | —                            | —                         | $F_s$               |                      |
|   | Stopband attenuation <sup>6</sup>                     | 80   | —                            | —                         | dB                  |                      |
|   | Group delay (linear phase)                            | PHCOMB_LOWLATB = 1   | —                            | 20.7/ $F_s$               | —                   | s                    |
|   | Group delay (minimum phase)                           | PHCOMB_LOWLATB = 0   | —                            | 11.3/ $F_s$               | —                   | s                    |
| Slow Roll-Off<br>( <a href="#">FILTER_SLOW_FASTB</a> = 1)<br>Single-Speed Mode <sup>1</sup> | Passband <sup>2</sup>                                 | to -0.01-dB corner<br>to -3-dB corner<br>attenuation @ $F_s/2$ | 0<br>0<br>6.45 <sup>10</sup> | —<br>—<br>—               | 0.417<br>0.482<br>— | $F_s$<br>$F_s$<br>dB |
|   | Passband ripple 10 Hz to -0.01-dB corner <sup>5</sup> | -0.01  | —                            | +0.01                     | dB                  |                      |
|   | Stopband  | 0.583  | —                            | —                         | $F_s$               |                      |
|   | Stopband attenuation <sup>6</sup>                     | 64   | —                            | —                         | dB                  |                      |
|   | Group delay (linear phase)                            | PHCOMB_LOWLATB = 1   | —                            | 34.5/ $F_s$ <sup>11</sup> | —                   | s                    |
|   | Group delay (minimum phase)                           | PHCOMB_LOWLATB = 0   | —                            | 5.6/ $F_s$ <sup>12</sup>  | —                   | s                    |
|   | Deemphasis error <sup>9</sup><br>(Relative to 1 kHz)  | $F_s$ = 44.1 kHz   | —                            | —                         | ±0.3                | dB                   |
| Slow Roll-Off<br>( <a href="#">FILTER_SLOW_FASTB</a> = 1)<br>Double-Speed Mode <sup>1</sup> | Passband <sup>2</sup>                                 | to -0.01-dB corner<br>to -3-dB corner<br>attenuation @ $F_s/2$ | 0<br>0<br>7                  | —<br>—<br>—               | 0.208<br>0.458<br>— | $F_s$<br>$F_s$<br>dB |
|   | Passband ripple 10 Hz to -0.01-dB corner              | -0.01  | —                            | 0.01                      | dB                  |                      |
|   | Stopband  | 0.792  | —                            | —                         | $F_s$               |                      |
|   | Stopband attenuation <sup>6</sup>                     | 70   | —                            | —                         | dB                  |                      |
|   | Group delay (linear phase)                            | PHCOMB_LOWLATB = 1   | —                            | 22.3/ $F_s$               | —                   | s                    |
|   | Group delay (minimum phase)                           | PHCOMB_LOWLATB = 0   | —                            | 6.7/ $F_s$                | —                   | s                    |
| Slow Roll-Off<br>( <a href="#">FILTER_SLOW_FASTB</a> = 1)<br>Quad-Speed Mode <sup>1</sup>   | Passband <sup>2</sup>                                 | to -0.01-dB corner<br>to -3-dB corner<br>attenuation @ $F_s/2$ | 0<br>0<br>7.00               | —<br>—<br>—               | 0.104<br>0.43<br>—  | $F_s$<br>$F_s$<br>dB |
|   | Passband ripple 10 Hz to -0.01-dB corner              | -0.01  | —                            | 0.01                      | dB                  |                      |
|   | Stopband  | 0.792  | —                            | —                         | $F_s$               |                      |
|   | Stopband attenuation <sup>6</sup>                     | 75   | —                            | —                         | dB                  |                      |
|   | Group delay (linear phase)                            | PHCOMB_LOWLATB = 1   | —                            | 20.7/ $F_s$               | —                   | s                    |
|   | Group delay (minimum phase)                           | PHCOMB_LOWLATB = 0   | —                            | 10.6/ $F_s$               | —                   | s                    |
| Nonoversampling (NOS)<br>( <a href="#">NOS</a> = 1)<br>Single-Speed Mode <sup>1</sup>       | Passband <sup>2</sup>                                 | to -0.01-dB corner<br>to -3-dB corner                          | 0<br>0                       | —<br>—                    | 0.026<br>0.443      | $F_s$<br>$F_s$       |
|   | Passband droop 10 Hz to 20 kHz                        | —  | —                            | 3.2 <sup>13</sup>         | dB                  |                      |
|   | Group delay   | —  | 2.7/ $F_s$                   | —                         | s                   |                      |
| Nonoversampling (NOS)<br>( <a href="#">NOS</a> = 1)<br>Double-Speed Mode <sup>1</sup>       | Passband <sup>2</sup>                                 | to -0.01-dB corner<br>to -3-dB corner                          | 0<br>0                       | —<br>—                    | 0.0246<br>0.446     | $F_s$<br>$F_s$       |
|   | Passband droop 10 Hz to 20 kHz                        | —  | —                            | 0.73                      | dB                  |                      |
|   | Group delay   | —  | 4.5/ $F_s$                   | —                         | s                   |                      |
| Nonoversampling (NOS)<br>( <a href="#">NOS</a> = 1)<br>Quad-Speed Mode <sup>1</sup>         | Passband <sup>2</sup>                                 | to -0.01-dB corner<br>to -3-dB corner                          | 0<br>0                       | —<br>—                    | 0.026<br>0.405      | $F_s$<br>$F_s$       |
|   | Passband droop 10 Hz to 20 kHz                        | —  | —                            | 0.17                      | dB                  |                      |
|   | Group delay   | —  | 8.4/ $F_s$                   | —                         | s                   |                      |

**Table 3-9. Combined DAC Digital, On-Chip Analog and HPOUTx Filter Characteristics (Cont.)**

Test conditions (unless specified otherwise): The filter characteristics have been normalized to the sample rate (Fs) and can be referenced to the desired sample rate by multiplying the given characteristic by Fs. Single-Speed Mode refers to 32-, 44.1-, and 48-kHz sample rates. Double-Speed Mode refers to 88.2- and 96-kHz sample rates. Quad-Speed Mode refers to 176.4- and 192-kHz sample rates. Octuple-Speed Mode refers to 352.8- and 384-kHz sample rates. MCLK\_INT is an integer multiple of Fs; HPF disabled; no DC offset applied; group delay does not include serial port delay.

| Parameter                       |                                | Minimum            | Typical | Maximum | Units  |    |
|---------------------------------|--------------------------------|--------------------|---------|---------|--------|----|
| Octuple-Speed Mode <sup>1</sup> | Passband <sup>2</sup>          | to -0.01-dB corner | 0       | —       | 0.0299 | Fs |
|                                 |                                | to -3-dB corner    | 0       | —       | 0.263  | Fs |
|                                 | Passband droop 10 Hz to 20 kHz | —                  | —       | 0.04    | dB     |    |
|                                 | Group delay                    | —                  | 17/Fs   | —       | s      |    |

1. Filter response is by design.
2. Response is clock-dependent and scales with Fs.
3. 8.5 dB for 32-kHz sample rate.
4. 0.454 Fs for 32-kHz sample rate.
5. Filter ripple specification is invalid with deemphasis enabled.
6. For Single-Speed Mode, the measurement bandwidth is from stopband to 3 Fs.  
For Double-Speed Mode, the measurement bandwidth is from stopband to 3 Fs.  
For Quad-Speed Mode, the measurement bandwidth is from stopband to 1.34 Fs.
7. 39/Fs for 32-kHz sample rate.
8. 5.9/Fs for 32-kHz sample rate.
9. Deemphasis is available only in 44.1 kHz.
10. 6.5 dB for 32-kHz sample rate.
11. 34/Fs for 32-kHz sample rate.
12. 5.2/Fs for 32-kHz sample rate.
13. 3.9 dB for 32-kHz sample rate (passband droop 10 Hz to 15 kHz).

**Table 3-10. Combined DAC Digital, On-Chip Analog and HPOUTx Filter Characteristics (Wideband Flatness Mode)**

Test conditions (unless specified otherwise): The filter characteristics have been normalized to the sample rate (Fs) and can be referenced to the desired sample rate by multiplying the given characteristic by Fs. Wideband Flatness Mode refers to Fs = 192 kHz sample rates. PCM\_WBF\_EN = 1. MCLK\_INT is an integer multiple of Fs; HPF disabled; no DC offset applied; group delay does not include serial port delay.

| Parameter                           |   | Minimum             | Typical | Maximum | Units |    |
|-------------------------------------|---|---------------------|---------|---------|-------|----|
| Wideband Flatness Mode <sup>1</sup> | Passband <sup>2</sup>                     | to -0.003-dB corner | 0       | —       | 0.417 | Fs |
|                                     |   | to -3-dB corner     | 0       | —       | 0.46  | Fs |
|                                     |   | attenuation @ Fs/2  | 3       | —       | —     | dB |
|                                     | Passband ripple 10 Hz to -0.003-dB corner | -0.003              | —       | 0.003   | dB    |    |
|                                     | Stopband                                  | 0.583               | —       | —       | Fs    |    |
| Stopband attenuation <sup>3</sup>   | 80  | —                   | —       | dB      |       |    |
| Group delay                         | —   | 20.7/Fs             | —       | s       |       |    |

1. Filter response is by design and may require calibration.
2. Response is clock-dependent and scales with Fs.
3. The measurement bandwidth is from stopband to 1.34 Fs.

**Table 3-11. DAC High-Pass Filter (HPF) Characteristics**

Test conditions (unless specified otherwise): Gains are all set to 0 dB; T<sub>A</sub> = +25°C.

| Parameter <sup>1</sup>  | Minimum         | Typical                     | Maximum                     | Units |
|---|-----------------|-----------------------------|-----------------------------|-------|
| Passband <sup>2</sup>   | -0.05-dB corner | —                           | 0.195 x 10 <sup>-3</sup> /N | Fs    |
|   | -3.0-dB corner  | —                           | 19.5 x 10 <sup>-6</sup> /N  | Fs    |
| Passband ripple (0.417x10 <sup>-3</sup> /N Fs to 0.417/N Fs; normalized to 0.417/N Fs) <sup>2</sup> | —               | —                           | 0.01                        | dB    |
| Phase deviation @ 0.453x10 <sup>-3</sup> /N Fs <sup>2</sup>   | —               | 2.45                        | —                           | °     |
| Filter settling time <sup>3</sup>   | —               | 24500 x N / Fs <sup>2</sup> | —                           | s     |

1. Response scales with Fs in PCM Mode. Specifications are normalized to Fs and are denormalized by multiplying by Fs. For DSD Mode, Fs is 44.1 kHz.
2. For PCM Single-Speed Mode, N = 1.  
For PCM Double-Speed Mode, N = 2.  
For PCM Quad-Speed Mode, N = 4.  
For PCM Octuple-Speed Mode, N = 8.  
For DSD 64 x Fs Mode, N = 1.  
For DSD 128 x Fs Mode, N = 1.
3. Required time for the magnitude of the DC component present at the output of the HPF to reach 5% of the applied DC signal.

**Table 3-12. DSD Combined Digital and On-Chip Analog Filter Response <sup>1</sup>**

Test conditions (unless specified otherwise): Digital gains are all set to 0 dB;  $T_A = +25^\circ\text{C}$ ;  $\text{PDN\_XTAL} = 0$ ,  $\text{MCLK\_INT} = 1$ ,  $\text{DSD\_EN} = 1$ , and  $\text{MCLK\_SRC\_SEL} = 00$  (crystal frequency  $f_{\text{XTAL}} = 22.5792$  MHz).

|          | Parameter                          | Minimum | Typical | Maximum | Units  |
|----------|------------------------------------|---------|---------|---------|--------|
| DSD Mode | Passband to $-3$ -dB corner        | —       | 50      | —       | kHz    |
|          | Frequency response 20 Hz to 20 kHz | $-0.05$ | —       | 0.05    | dB     |
|          | Roll-off                           | 27      | —       | —       | dB/Oct |

1. Filter response is by design.

**Table 3-13. Digital Interface Specifications and Characteristics**

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43131 connections;  $\text{GNDD} = \text{GNDCP} = \text{GNDA} = 0$  V; voltages are with respect to ground; parameters can vary with VL and VP; typical performance data taken with  $\text{VP} = 3.6$  V,  $\text{VCP} = \text{VA} = 1.8$  V,  $\text{VD} = 1.8$  V and  $\text{VL} = 1.8$  V; min/max performance data taken with  $\text{VP} = 3.6$  V,  $\text{VCP} = \text{VA} = 1.8$  V,  $\text{VD} = 1.8$  V and  $\text{VL} = 1.8$  V;  $T_A = +25^\circ\text{C}$ ;  $C_L = 60$  pF.

| Parameters <sup>1</sup>                                 | Symbol   | Minimum          | Maximum                | Units         |
|---|--|------------------|------------------------|---------------|
| Input leakage current <sup>2,3</sup>                    | LRCK1, DSDB/LRCK2  | —                | $\pm 4$                | $\mu\text{A}$ |
|   | SDIN1, SCLK1, DSDA/SDIN2, DSDCLK/SCLK2                             | —                | $\pm 3$                | $\mu\text{A}$ |
|   | SDA, SCL   | —                | $\pm 100$              | nA            |
|   | INT, RESET   | —                | $\pm 100$              | nA            |
| Internal weak pull-down                                 | —  | 550              | 2450                   | k $\Omega$    |
| Input capacitance                                       | —  | —                | 10                     | pF            |
| INT current sink ( $V_{\text{OL}} = 0.3$ V maximum)     | —  | 825              | —                      | $\mu\text{A}$ |
| VL Logic (non-I <sup>2</sup> C)                         | High-level output voltage ( $I_{\text{OH}} = -100$ $\mu\text{A}$ ) | $V_{\text{OH}}$  | $0.9 \cdot \text{VL}$  | V             |
|   | Low-level output voltage   | $V_{\text{OL}}$  | $0.1 \cdot \text{VL}$  | V             |
|   | High-level input voltage   | $V_{\text{IH}}$  | $0.7 \cdot \text{VL}$  | V             |
|   | Low-level input voltage  | $V_{\text{IL}}$  | $0.3 \cdot \text{VL}$  | V             |
| VL Logic (I <sup>2</sup> C only)                        | Hysteresis voltage (Fast Mode and Fast Mode Plus)                  | $V_{\text{HYS}}$ | $0.05 \cdot \text{VL}$ | V             |
|   | Low-level output voltage   | $V_{\text{OL}}$  | $0.2 \cdot \text{VL}$  | V             |
|   | High-level input voltage   | $V_{\text{IH}}$  | $0.7 \cdot \text{VL}$  | V             |
|   | Low-level input voltage  | $V_{\text{IL}}$  | $0.3 \cdot \text{VL}$  | V             |
| HP_DETECT <sup>4</sup>                                  | High-level input voltage   | $V_{\text{IH}}$  | $0.93 \cdot \text{VP}$ | V             |
|   | Low-level input voltage  | $V_{\text{IL}}$  | 2.0                    | V             |
| HP_DETECT current to VCP_FILT <sup>-</sup> <sup>4</sup> | $I_{\text{HP\_DETECT}}$  | 1.00             | 2.91                   | $\mu\text{A}$ |
| RESET pulse width low                                   | —  | 1000             | —                      | $\mu\text{s}$ |

1. See Table 1-1 for serial and control-port power rails.

2. Specification is per pin.

3. Includes current through internal pull-up or pull-down resistors on pin.

4. The HP\_DETECT input circuit allows the HP\_DETECT signal to be as low of a voltage as VCP\_FILT<sup>-</sup> and as high as VP. Section 4.5.1 provides configuration details.

**Table 3-14. CLKOUT Characteristics**

Test conditions (unless specified otherwise):  $\text{GNDD} = \text{GNDCP} = \text{GNDA} = 0$  V; voltages are with respect to ground;  $\text{VP} = 3.6$  V,  $\text{VCP} = \text{VA} = 1.8$  V,  $\text{VL} = \text{VD} = 1.8$  V;  $C_L = 60$  pF; PLL reference input must meet the phase-noise mask specified in Fig. 4-15;  $T_A = +25^\circ\text{C}$ ; Output jitter is measured from 100 Hz to half of the output frequency.

| Parameters                     | Symbol              | Minimum | Typical | Maximum | Units |
|--------------------------------|---------------------|---------|---------|---------|-------|
| CLKOUT output frequency        | $f_{\text{CLKOUT}}$ | 2.8224  | 3       | 3.072   | MHz   |
|                                |                     | 5.6448  | 6       | 6.144   | MHz   |
|                                |                     | 7.5264  | 8       | 8.192   | MHz   |
|                                |                     | 11.2896 | 12      | 12.288  | MHz   |
| CLKOUT output duty cycle       | —                   | 40      | 50      | 60      | %     |
| CLKOUT output TIE jitter (RMS) | $t_{\text{JIT}}$    | —       | 500     | —       | ps    |

**Table 3-15. PLL Characteristics**

Test conditions (unless specified otherwise):  $\text{GNDD} = \text{GNDCP} = \text{GNDA} = 0$  V; voltages are with respect to ground;  $\text{VP} = 3.6$  V,  $\text{VCP} = \text{VA} = 1.8$  V,  $\text{VL} = \text{VD} = 1.8$  V; PLL reference input must meet the phase-noise mask specified in Fig. 4-15;  $T_A = +25^\circ\text{C}$ .

| Parameters           | Symbol            | Minimum | Typical | Maximum | Units         |
|----------------------|-------------------|---------|---------|---------|---------------|
| PLL output frequency | $f_{\text{out}}$  | 22.5792 | 24      | 24.576  | MHz           |
| PLL lock time        | $t_{\text{Lock}}$ | —       | 620     | 1000    | $\mu\text{s}$ |

**Table 3-15. PLL Characteristics (Cont.)**

Test conditions (unless specified otherwise): GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; PLL reference input must meet the phase-noise mask specified in Fig. 4-15; TA = +25°C.

| Parameters                       | Symbol | Minimum | Typical | Maximum | Units |
|----------------------------------|--------|---------|---------|---------|-------|
| PLL reference clock input        | —      | —       | 11.2896 | —       | MHz   |
|                                  | —      | —       | 22.5792 | —       | MHz   |
|                                  | —      | —       | 12.2880 | —       | MHz   |
|                                  | —      | —       | 24.5760 | —       | MHz   |
|                                  | —      | —       | 9.6000  | —       | MHz   |
|                                  | —      | —       | 19.2000 | —       | MHz   |
|                                  | —      | —       | 12.0000 | —       | MHz   |
|                                  | —      | —       | 24.0000 | —       | MHz   |
|                                  | —      | —       | 13.0000 | —       | MHz   |
| —                                | —      | 26.000  | —       | MHz     |       |
| PLL reference clock input jitter | —      | —       | —       | 50      | ps    |

**Table 3-16. Crystal Characteristics**

Test conditions (unless specified otherwise): GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; TA = +25°C

| Parameters 1                 | Symbol                | Minimum | Typical         | Maximum | Units |
|------------------------------|-----------------------|---------|-----------------|---------|-------|
| Crystal oscillator frequency | f <sub>XTAL</sub>     | 22.57   | 22.5792/ 24.576 | 24.58   | MHz   |
| Crystal load capacitance     | C <sub>L_XTAL</sub>   | 5       | —               | 8       | pF    |
| Equivalent series resistance | esr <sub>XTAL</sub>   | —       | —               | 100     | Ω     |
| Startup time                 | t <sub>XTAL_pup</sub> | —       | —               | 6.5     | ms    |
| Shunt capacitance            | C <sub>O</sub>        | —       | —               | 0.8     | pF    |
| Maximum drive level          | —                     | 200     | —               | —       | μW    |


1. Refer to Section 5.3 for supported crystal options.

**Table 3-17. Power-Supply Rejection Ratio (PSRR) Characteristics**

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43131 connections; input test signal held low (all zero data); GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; VL = VA = VD = 1.8 V, VP = 3.6 V; When testing PSRR, PCM input test signal held low (all zero data); TA = +25°C; PCM\_AMUTE = 0.

| Parameter 1   | Minimum | Typical | Maximum | Units |
|---|---------|---------|---------|-------|
| HPOUTx  | 217 Hz  | 75      | —       | dB    |
| PSRR with 100-mVpp signal AC coupled to VA supply<br>PDN_HP = 0, HP_IN_EN = 0                         | 1 kHz   | 75      | —       | dB    |
|   | 20 kHz  | 70      | —       | dB    |
| HPOUTx  | 217 Hz  | 80      | —       | dB    |
| PSRR with 100-mVpp signal AC coupled to VCP supply<br>PDN_HP = 0, HP_IN_EN = 0                        | 1 kHz   | 80      | —       | dB    |
|   | 20 kHz  | 60      | —       | dB    |
| HPOUTx  | 217 Hz  | 100     | —       | dB    |
| PSRR with 100-mVpp signal AC coupled to VP supply<br>PDN_HP = 0, HP_IN_EN = 0                         | 1 kHz   | 100     | —       | dB    |
|   | 20 kHz  | 80      | —       | dB    |
| HPOUTx (0-dB analog gain)   | 217 Hz  | 80      | —       | dB    |
| PSRR with 100-mVpp signal AC coupled to VCP supply<br>PDN_HP = 1, HP_IN_EN = 1, R <sub>L</sub> = 32 Ω | 1 kHz   | 80      | —       | dB    |
|   | 20 kHz  | 60      | —       | dB    |
| HPOUTx (0-dB analog gain)   | 217 Hz  | 100     | —       | dB    |
| PSRR with 100-mVpp signal AC coupled to VP supply<br>PDN_HP = 1, HP_IN_EN = 1, R <sub>L</sub> = 32 Ω  | 1 kHz   | 100     | —       | dB    |
|   | 20 kHz  | 80      | —       | dB    |

1. PSRR test configuration: Typical PSRR can vary by approximately 6 dB below the indicated values.



**Table 3-18. DC Characteristics**

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43131 connections; GNDD = GNDA = GNDPC = 0 V; all voltages with respect to ground.

| Parameters  |   | Minimum                   | Typical | Maximum       | Units |        |
|---|---|---------------------------|---------|---------------|-------|--------|
| VCP_FILT (No load connected to HPOUTx)<br>EXT_VCPFILT = 0                         | VP_LDO Mode   | VCP_FILT+ pin (HV_EN = 1) | —       | 3.0           | —     | V      |
|   |   | VCP_FILT+ pin (HV_EN = 0) | —       | 2.6           | —     | V      |
|   |   | VCP_FILT– pin (HV_EN = 1) | —       | –3.0          | —     | V      |
|   |   | VCP_FILT– pin (HV_EN = 0) | —       | –2.6          | —     | V      |
|   | VCP Mode  | VCP_FILT+ pin             | —       | VCP           | —     | V      |
| VCP_FILT– pin   |   | —                         | –VCP    | —             | V     |        |
| –VA   | –VA pin   | —                         | –VA     | —             | V     |        |
| Alternate headphone path<br>switch-on characteristics<br>PDN_HP = 1, HP_IN_EN = 1 | On-resistance   | —                         | 0.4     | —             | Ω     |        |
|   | r <sub>ON</sub> matching between channels             | —                         | 0.05    | —             | Ω     |        |
| Other DC characteristics  | FILT+ voltage   | —                         | –0.35   | —             | V     |        |
|   | FILT– voltage   | —                         | 0.35    | —             | V     |        |
|   | HP output current limiter on threshold.               | —                         | 120     | 160           | mA    |        |
|   | VD power-on<br>reset threshold<br>(V <sub>POR</sub> ) | Up<br>Down                | —       | 1.15<br>0.950 | —     | V<br>V |

**Table 3-19. Power Consumption**

 Test conditions (unless specified otherwise): Fig. 2-1 shows CS43131 connections; GNDA = GNDPC = GNDD = 0 V; voltages are with respect to ground; performance data taken with VA = VCP = VD = VL = 1.8 V; VP = 3.6 V; T<sub>A</sub> = +25°C; ASP\_SPRATE = 0001(44.1-kHz mode); MCLK\_INT = 1 (22.5792 MHz); MCLK\_SRC\_SEL = 00; +1dB\_EN = 1; all other fields are set to defaults; no signal on any input; control port inactive; all serial ports are set to Slave or Master Mode as indicated, input clock/data are held low unless active; test load is R<sub>L</sub> = 32 Ω and C<sub>L</sub> = 1 nF for HPOUTx; measured values include currents consumed by the DAC and do not include current delivered to external loads unless specified otherwise (e.g., from HPOUTx outputs); see Fig. 2-1.

| Use Cases  | Typical Current (μA)   |                  |                 |                 |                 |                 | Total Power (μW) |
|--|------------------------|------------------|-----------------|-----------------|-----------------|-----------------|------------------|
|  | P <sub>OUT</sub>       | i <sub>VCP</sub> | i <sub>VA</sub> | i <sub>VD</sub> | i <sub>VL</sub> | i <sub>VP</sub> |                  |
| 1 Off <sup>1</sup>   | —                      | 0                | 0               | 0               | 0               | 6               | 11               |
| 2 Standby <sup>2</sup>   | —                      | 0                | 0               | 256             | 0               | 32              | 576              |
| 3 A Playback External MCLK = 22.5792 MHz, I <sup>2</sup> S/DoP<br>C Stereo HPOUT | Quiescent <sup>3</sup> | 3808             | 7835            | 2786            | 0               | 28              | 26074            |
|  | 0.1mW                  | 12363            | 7862            | 2004            | 40              | 32              | 40199            |
| 4 Alternate HP path stereo HPIN enabled <sup>4</sup>                             | Quiescent              | 32               | 0               | 186             | 0               | 65              | 625              |

- Off configuration: Clock/data lines held low; RESET = LOW; VA = VD = VL = 0 V, VCP = 0 V, VP = 3.6 V.
- Standby configuration: Clock/data lines held low; RESET = HIGH; VA = VD = VL = 1.8 V, VCP = 1.8 V, VP = 3.6 V; HP\_DETECT\_CTRL = 11 (enabled); HPDETECT\_PLUG\_INT\_MASK=0 (unmasked); PDN\_XTAL = 1, MCLK\_SRC\_SEL = 10 (RCO selected as MCLK source).
- Quiescent configuration: data lines held low; RESET = HIGH; VA = 1.8 V, VD = VL = VCP = 1.8 V, VP = 3.6 V. Serial port, I<sup>2</sup>S/DoP Mode (ASP and SDIN, ASP\_M/Sb = 0); PDN\_XTAL = 1.
- Quiescent configuration: PDN\_XTAL = 1; MCLK\_SRC\_SEL = 10 (RCO selected as MCLK source); alternate headphone path (PDN\_HP = 1, HPOUT\_CLAMP = 1, HP\_IN\_EN = 1, HP\_IN\_LP = 1); data lines held low; RESET = HIGH; VA = 1.8 V, VD = VL = VCP = 1.8 V, VP = 3.6 V.

**Table 3-20. Serial-Port Interface Characteristics**

 Test conditions (unless specified otherwise): Fig. 2-1 shows CS43131 connections; GNDA = GNDPC = GNDD = 0 V; voltages are with respect to ground; parameters can vary with VL; typical performance data taken with VL = VD = VA = VCP = 1.8 V, VP = 3.6 V; min/max performance data taken with VL = 1.8 V; VD = VA = VCP = 1.8 V, VP = 3.6 V; T<sub>A</sub> = +25°C; C<sub>L</sub> = 60 pF; Logic 0 = ground, Logic 1 = VL; output timings are measured at V<sub>OL</sub> and V<sub>OH</sub> thresholds (see Table 3-13).


| Parameters 1,2,3,4                                   |   | Symbol                   | Minimum  | Typical | Maximum  | Units |
|--|---|--------------------------|--|---------|--|-------|
| FSYNC frame rate                                     |   | F <sub>s</sub>           | (See Section 4.9.5)                                |         |  | kHz   |
| FSYNC high period <sup>5</sup>                       |   | t <sub>HI:FSYNC</sub>    | 1/f <sub>SCLK</sub>                                | —       | (n–1)/f <sub>SCLK</sub>                            | s     |
| Master Mode  | FSYNC duty cycle xSP_5050 = 1                           | —                        | 45   | —       | 55   | %     |
|  | FSYNC delay time after SCLK launching edge <sup>6</sup> | t <sub>D:CLK–FSYNC</sub> | —  | —       | 10   | ns    |
|  | SCLK frequency  | f <sub>SCLK</sub>        | —  | —       | f <sub>MCLK_INT</sub>                              | MHz   |
|  | SCLK high period <sup>7</sup>                           | t <sub>HI:SCLK</sub>     | 1/(2•f <sub>SCLK</sub> ) – 1/f <sub>MCLK_INT</sub> | —       | 1/(2•f <sub>SCLK</sub> ) + 1/f <sub>MCLK_INT</sub> | ns    |
|  | SDIN setup time before SCLK latching edge <sup>6</sup>  | t <sub>SU:SDI</sub>      | —  | —       | —  | ns    |
| SDIN hold time after SCLK latching edge <sup>6</sup> | t <sub>H:SDI</sub>                                      | —                        | 5  | —       | ns   |       |

**Table 3-20. Serial-Port Interface Characteristics (Cont.)**


Test conditions (unless specified otherwise): Fig. 2-1 shows CS43131 connections; GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; parameters can vary with VL; typical performance data taken with VL = VD = VA = VCP = 1.8 V, VP = 3.6 V; min/max performance data taken with VL = 1.8 V; VD = VA = VCP = 1.8 V, VP = 3.6 V; TA = +25°C; CL = 60 pF; Logic 0 = ground, Logic 1 = VL; output timings are measured at VOL and VOH thresholds (see Table 3-13).

| Parameters 1,2,3,4                                   |   | Symbol                | Minimum | Typical | Maximum | Units |
|--|---|-----------------------|---------|---------|---------|-------|
| Slave Mode   | FSYNC setup time before SCLK latching edge <sup>6</sup> | t <sub>SU:FSYNC</sub> | 10      | —       | —       | ns    |
|  | FSYNC hold time after SCLK latching edge <sup>6</sup>   | t <sub>H:FSYNC</sub>  | 5       | —       | —       | ns    |
|  | SCLK frequency  | f <sub>SCLK</sub>     | —       | —       | 24.58   | MHz   |
|  | SCLK high period  | t <sub>HI:SCLK</sub>  | 16      | —       | —       | ns    |
|  | SCLK low period   | t <sub>LO:SCLK</sub>  | 16      | —       | —       | ns    |
|  | SDIN setup time before SCLK latching edge <sup>8</sup>  | t <sub>SU:SDI</sub>   | 10      | —       | —       | ns    |
| SDIN hold time after SCLK latching edge <sup>6</sup> | t <sub>H:SDI</sub>                                      | 5                     | —       | —       | ns      |       |

1. Output clock frequencies follow the internal master clock (MCLK\_INT) frequency proportionally. Any deviation of the clock source from the nominal supported rates are directly imparted to the output clock rate by the same factor (e.g., +100-ppm offset in the frequency of MCLK\_INT becomes a +100-ppm offset in LRCK/FSYNC and SCLK).

**2. I<sup>2</sup>S interface timing**

**3. TDM interface timing**

(shown with xSP\_FSD = 010, xSP\_LCHI = 1)



4. Applies to Master and Slave Modes, unless specified otherwise.

5. Maximum LRCK duty cycle is equal to frame length, in SCLK periods, minus 1. Maximum duty cycle occurs when LRCK high (xSP\_LCHI) is set to 768 SCLK periods and LRCK period (xSP\_LCPR) is set to 769 SCLK periods.

6. Data may be latched/launched on either the rising or falling edge of SCLK.

7. SCLK duty cycle in Master Mode depends on Master Mode clock configuration, and can vary by up to 1 MCLK\_INT period.

8. Data is latched/launched on the rising or falling edge of SCLK as determined by xSP\_SCPOL\_OUT, xSP\_SCPOL\_IN, and xSP\_FSD bits. See the SCLK launching specs in Table 3-20.

**Table 3-21. DSD Switching Characteristics**

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43131 connections; GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; parameters can vary with VL; typical performance data taken with VL = VD = VA = VCP = 1.8 V, VP = 3.6 V; min/max performance data taken with VL = 1.8 V; VD = VA = VCP = 1.8 V, VP = 3.6 V; TA = +25°C; CL = 60 pF; Logic 0 = ground, Logic 1 = VL; output timings are measured at VOL and VOH thresholds (see Table 3-13).

| Parameter 1,2  | Symbol             | Minimum                 | Typical                     | Maximum   | Units             |
|--|--------------------|-------------------------|-----------------------------|---|-------------------|
| DSDCLK duty cycle                                    | —                  | 40                      | —                           | 60  | %                 |
| DSDCLK pulse width low                               | t <sub>SCLKL</sub> | 40                      | —                           | —   | ns                |
| DSDCLK pulse width high                              | t <sub>SCLKH</sub> | 40                      | —                           | —   | ns                |
| DSDCLK frequency                                     | —                  | 1.024<br>2.048<br>4.096 | 2.8224<br>5.6448<br>11.2897 | f <sub>MCLK_INT/8</sub><br>f <sub>MCLK_INT/4</sub><br>f <sub>MCLK_INT/2</sub> | MHz<br>MHz<br>MHz |
| DSDA/DSDB valid to DSDCLK rising setup time          | t <sub>SDLRS</sub> | 10                      | —                           | —   | ns                |
| DSDCLK rising to DSDA or DSDB hold time              | t <sub>SDH</sub>   | 10                      | —                           | —   | ns                |
| DSD clock to data transition (Phase Modulation Mode) | t <sub>DPM</sub>   | —20<br>—10              | —                           | 20<br>10  | ns<br>ns          |