



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## 130-dB, 32-Bit High-Performance DAC with Pseudodifferential Outputs


### System Features

- Enhanced  $\Delta\Sigma$  oversampling DAC architecture
  - 32-bit resolution
  - Up to 384-kHz sampling rate
  - Low clock jitter sensitivity
  - Auto mute detection
- Integrated high performance outputs
  - 130-dB dynamic range (A-weighted)
  - 115-dB total harmonic distortion + noise (THD+N)
  - 110-dB interchannel isolation
  - Up to  $2 \cdot V_{rms}$  pseudodifferential stereo analog output
- Headphone detection
  - Headphone plug-in detection
  - Popguard® technology eliminates pop noise
- Integrated PLL
  - Support for 11.2896-/22.5792-, 12.288-/24.576-, 9.6-/19.2-, 12-/24-, and 13-/26-MHz system MCLK rates
  - Reference clock sourced from XT1/MCLK pin
  - System clock output
- Mono Mode (differential) support
- I<sup>2</sup>C control—up to 1 MHz
- Wideband Flatness Mode Support

- Direct Stream Digital (DSD®) path
  - Up to  $256 \cdot F_s$  DSD
  - Patented DSD processor
    - On-chip 50-kHz filter to meet Scarlet Book Super Audio Compact Disk (SACD) recommendations
    - Matched PCM and DSD analog output levels
    - Nondecimating volume control with 0.5-dB step size and soft ramp
    - DSD and Pulse-code modulation (PCM) mixing for alerts
  - Dedicated DSD and DoP pin interface
- Direct DSD path support
- Serial audio input path
  - Programmable Hi-Fi digital filter
    - Five selectable digital filter responses
      - Low-latency Mode minimizes pre-echo
      - 110 dB of stopband attenuation
    - Supports sample rates from 32 to 384 kHz
    - I<sup>2</sup>S, right-justified, left-justified, TDM, and DSD-over-PCM (DoP) interface
    - Master or slave operation
    - Volume control with 0.5-dB step size and soft ramp
    - 44.1 kHz deemphasis and inverting feature
- 40-pin 5mm × 5mm QFN or 42-ball CSP package options

### Applications

- Smart phones, tablets, portable media players, laptops, digital headphones, powered speakers, AVR, home theater systems, Blu-ray/DVD/SACD players, and pro audio



---

## General Description

The CS43198 is a high-performance, 32-bit resolution, stereo audio DAC that supports up to 384-kHz sampling frequency with pseudodifferential analog outputs. The advanced 32-bit oversampled multibit modulator with mismatch shaping technology eliminates distortion due to on-chip component mismatch. Proprietary digital-interpolation filters support five selectable filter responses with pseudo-linear phase and ultralow latency to minimize pre-echos and ringing artifacts. An on-chip programmable filter is available for further response customization. Other features include volume control with 0.5-dB steps, wideband flatness mode support, and digital deemphasis for 44.1-kHz sample rate.

The patented on-chip DSD processor preserves audio integrity by allowing signal processing such as volume control and 50-kHz Scarlet Book recommended filtering to be applied directly to the DSD stream without an intermediate decimation stage. Additional features like volume matching and channel mixing enable seamless transition between DSD and PCM playback paths. Direct DSD Mode is also provided to bypass the DSD processor.

The CS43198 accepts I<sup>2</sup>S, right-justified, left-justified, and TDM-format PCM data at sample rates from 32 to 384 kHz. The industry-standard high-speed I<sup>2</sup>C interface capable of up to 1-MHz operation provides easy configuration control. An integrated PLL allows for maximum clocking flexibility in any system. Popguard® technology eliminates output transients upon power-up or power-down events.

The CS43198 is available in a commercial-grade 42-ball WLCSP or 40-pin QFN package for operation from –10°C to +70°C.

**Table of Contents**

<b>1 Pin Assignments and Descriptions</b> .....	<b>4</b>	<b>5 Applications</b> .....	<b>55</b>
1.1 40-Pin QFN (Top-Down, Through-Package View) .....	4	5.1 PLL Clocking .....	55
1.2 42-Ball WLCSP (Top-down, Through-Package View) .....	5	5.2 Power Sequencing .....	55
1.3 Pin Descriptions .....	6	5.3 Crystal Tuning .....	55
1.4 Electrostatic Discharge (ESD) Protection Circuitry .....	8	5.4 CS43198 Analog Output and Filtering .....	56
<b>2 Typical Connection Diagram</b> .....	<b>10</b>	5.5 Audio Output Power Down Sequences .....	56
<b>3 Characteristics and Specifications</b> .....	<b>12</b>	5.6 Audio Output Power-Up Sequence .....	57
Table 3-1. Parameter Definitions .....	12	5.7 Power-Down Sequence in External VCPFILT Mode .....	58
Table 3-2. Recommended Operating Conditions .....	12	5.8 Enabling and Disabling NOS Filter .....	60
Table 3-3. Absolute Maximum Ratings .....	13	5.9 Sequence for Using PCM Invert Bits .....	61
Table 3-4. Analog Output Characteristics (HV_EN = 1) .....	13	5.10 Sequences for Using the PCM Channel Swap Bit .....	62
Table 3-5. Analog Output Characteristics for Direct DSD Mode .....	15	5.11 Sequences for Enabling and Disabling Mono Mode .....	64
Table 3-6. Wideband Flatness Mode Analog Output .....	16	for PCM Playback .....	64
Table 3-7. Combined DAC Digital, On-Chip Analog and .....	16	5.12 Example Sequences .....	65
AOUTx Filter Characteristics .....	16	<b>6 Register Quick Reference</b> .....	<b>89</b>
Table 3-8. Combined DAC Digital, On-Chip Analog and .....	18	6.1 Global Registers .....	89
AOUTx Filter Characteristics (Wideband Flatness Mode) .....	18	6.2 PLL Registers .....	89
Table 3-9. DAC High-Pass Filter (HPF) Characteristics .....	18	6.3 ASP and XSP Registers .....	90
Table 3-10. DSD Combined Digital and On-Chip Analog Filter .....	19	6.4 DSD Registers .....	91
Response .....	19	6.5 Analog Output and PCM Registers .....	92
Table 3-11. Digital Interface Specifications and Characteristics .....	20	6.6 Interrupt Status and Mask Registers .....	94
Table 3-12. CLKOUT Characteristics .....	20	<b>7 Register Descriptions</b> .....	<b>96</b>
Table 3-13. PLL Characteristics .....	20	7.1 Global Registers .....	96
Table 3-14. Crystal Characteristics .....	20	7.2 PLL Registers .....	99
Table 3-15. Power-Supply Rejection Ratio (PSRR) .....	20	7.3 ASP and XSP Registers .....	101
Characteristics .....	20	7.4 DSD Registers .....	107
Table 3-16. DC Characteristics .....	21	7.5 Analog Output and PCM Registers .....	111
Table 3-17. Power Consumption .....	21	7.6 Interrupt Status and Mask Registers .....	115
Table 3-18. Serial-Port Interface Characteristics .....	21	<b>8 PCB Layout Considerations</b> .....	<b>121</b>
Table 3-19. DSD Switching Characteristics .....	22	8.1 Power Supply .....	121
Table 3-20. I <sup>2</sup> C Slave Port Characteristics .....	23	8.2 Grounding .....	121
<b>4 Functional Description</b> .....	<b>25</b>	8.3 REFA and REFB Routing .....	121
4.1 Overview .....	25	8.4 QFN Thermal Pad .....	121
4.2 Analog Outputs .....	27	<b>9 Performance Plots</b> .....	<b>122</b>
4.3 Class H Output .....	28	9.1 Digital Filter Response .....	122
4.4 Headphone Presence Detect .....	32	<b>10 Package Dimensions</b> .....	<b>134</b>
4.5 Clocking Architecture .....	34	10.1 40-Pin QFN Package Dimensions .....	134
4.6 Clock Output and Fractional-N PLL .....	36	10.2 42-Ball WLCSP Package Dimensions .....	135
4.7 Filtering Options .....	39	<b>11 Thermal Characteristics</b> .....	<b>136</b>
4.8 Audio Serial Port (ASP) .....	39	<b>12 Ordering Information</b> .....	<b>136</b>
4.9 DSD Interface .....	47	<b>13 References</b> .....	<b>136</b>
4.10 DSD and PCM Mixing .....	49	<b>14 Revision History</b> .....	<b>136</b>
4.11 Standard Interrupts .....	50		
4.12 Control Port Operation .....	51		
4.13 Programmable Filter .....	54		

# 1 Pin Assignments and Descriptions

## 1.1 40-Pin QFN (Top-Down, Through-Package View)








Figure 1-1. Top-Down (Through-Package) View—QFN 40-Pin Diagram




**1.2 42-Ball WLCSP (Top-down, Through-Package View)**

**Figure 1-2. Top-Down (Through-Package) View—42-Ball WLCSP Package**

## 1.3 Pin Descriptions

**Table 1-1. Pin Descriptions**

Pin Name	QFN Pin #	WLCSP Ball	Power Supply	I/O	Pin Description	Internal Connection	Digital I/O Driver	Digital I/O Receiver
<b>Digital I/O</b> 								
ADR	30	C2	VL	I	<b>Address Bit (I<sup>2</sup>C).</b> In I <sup>2</sup> C Mode, ADR is a chip address pin.	—	—	—
CLKOUT	33	B2	VL	O	<b>CLK Output.</b> Single-ended clock output sourced from PLL or buffered crystal.	Weak pull-down	CMOS output	—
SCLK1	34	A2	VL	I/O	<b>Serial Audio Input Bit Clock 1.</b> Serial bit clock for audio data on the SDIN pins.	Weak pull-down	CMOS output	Hysteresis on CMOS input
LRCK1	38	B3	VL	I/O	<b>Serial Audio Input Left/Right Clock.</b> Word-rate clock for the audio data on the SDIN pins.	Weak pull-down	CMOS output	Hysteresis on CMOS input
SDIN1	2	A6	VL	I	<b>Serial Audio Input Data Port.</b> Audio data serial input pin 1.	Weak pull-down	—	Hysteresis on CMOS input
DSDA/ SDIN2	40	A5	VL	I	<b>DSD Data Input A/Serial Data In 2.</b> DSD audio or PCM audio data serial input pin 2.	Weak pull-down	—	Hysteresis on CMOS input
DSDB/ LRCK2	29	C1	VL	I/O	<b>DSD Data Input B/Serial Audio Input Left/Right Clock 2.</b> DSD audio data serial input pin or word rate clock for the audio data on the SDIN2 pin.	Weak pull-down	CMOS output	Hysteresis on CMOS input
DSDCLK/ SCLK2	32	B1	VL	I/O	<b>DSD Clock Input/Serial Audio Input Bit Clock 2.</b> DSD clock input. Serial bit clock for audio data on the SDIN2 pin.	Weak pull-down	CMOS output	Hysteresis on CMOS input
$\overline{\text{INT}}$	27	C5	VP	O	<b>Interrupt.</b> When pulled up, works as system interrupt pin. Open drain, active low programmable.	—	CMOS open-drain output	—
$\overline{\text{RESET}}$	28	C4	VP	I	<b>System Reset.</b> The device enters system reset when enabled.	—	—	Hysteresis on CMOS input
SDA	39	B4	VL	I/O	<b>Serial Control Data I/O (I<sup>2</sup>C).</b> In I <sup>2</sup> C Mode, SDA is the control I/O data line.	—	CMOS open-drain output	Hysteresis on CMOS input
SCL	1	B5	VL	I	<b>Software Clock (I<sup>2</sup>C).</b> Serial control interface clock used to clock control data bits into and out of the CS43198.	—	—	Hysteresis on CMOS input
XTI/MCLK	37	A4	VL	I	<b>Crystal/Oscillator Input/MCLK In.</b> Crystal or digital clock input for the master clock.	Weak pull-down	—	Hysteresis on CMOS input
XTO	36	A3	VL	O	<b>Crystal/Oscillator Output.</b> Crystal output.	Weak pull-down	CMOS output	—
<b>Analog I/O</b> 								
FILT+	5	D4	VA	O	<b>Positive/Negative Voltage Reference.</b> Positive/negative reference voltage for DAC.	—	—	—
FILT-	6	D5						
HP_ DETECT	22	F4	VP	I	<b>Headphone Detect.</b> Can be configured to be debounced on unplugged and plugged events before it is presented as a noninterrupt status bit (HPDETECT).	—	Hi-Z	—
AOUTB	16	G3	VCP_	O	<b>Audio Output.</b> Refer to analog specification table for full-scale output level.	—	—	—
AOUTA	14	G4	FILT±					
REFB	17	E3	VCP_	I	<b>Output Reference.</b> Reference for analog output.	—	—	—
REFA	13	E4	FILT±					
<b>Power Supplies</b> 								
VL	31	A1	N/A	I	<b>Logic Power.</b> Input/Output power supply, typically +1.8 V.	—	—	—
VD	4	C6	N/A	I	<b>Internal Digital Power.</b> Internal digital power supply, typically +1.8 V.	—	—	—
VA	7	D6	N/A	I	<b>Analog Power.</b> Power supply for the internal analog section.	—	—	—
VCP	25	D2	N/A	I	<b>Charge Pump Supply.</b> Provides charge pump voltage to the analog output circuit.	—	—	—

**Table 1-1. Pin Descriptions (Cont.)**

Pin Name	QFN Pin #	WLCSP Ball	Power Supply	I/O	Pin Description	Internal Connection	Digital I/O Driver	Digital I/O Receiver
VP	26	D1	N/A	I	<b>Battery supply.</b> Provides voltage to the headphone Class H circuit.	—	—	—
<b>Ground</b> 								
GNDD	35	C3	N/A	I	<b>Digital and I/O Ground.</b> Ground for the I/O and core logic. GNDA, GNDCP, GNDD must be connected to a common ground area under the chip.	—	—	—
GNDA	8	E5	N/A	I	<b>Analog Ground.</b> Ground reference for the internal analog section. GNDA, GNDCP, GNDD must be connected to a common ground area under the chip.	—	—	—
GNDCP	19, 12, 15	F2, F3, G5	N/A	I	<b>Charge Pump Ground.</b> Ground reference for the charge pump section. GNDA, GNDCP, GNDD must be connected to a common ground area under the chip.	—	—	—
<b>Charge Pump</b> 								
VCP_FILT+	21	E2	VCP/	I/O	<b>Inverting Charge Pump Filter Connection.</b> Power supply from the inverting charge pump that provides the positive/negative rail for the analog output. When operating in external VCP_FILT mode, these pins can directly take in supply voltage.	—	—	—
VCP_FILT-	18	G2	VP 1					
-VA	9	E6	VA	O	<b>VA Negative Charge Pump Output.</b> Negative charge pump output for DAC rail. It is derived from VA.	—	—	—
FLYP_VA	10	F6	VA	O	<b>-VA Charge Pump Cap Positive/Negative Node.</b> Positive/negative nodes for the DAC negative charge pump's flying capacitor.	—	—	—
FLYN_VA	11	G6						
FLYP_VCP	24	E1	VCP/	O	<b>-VCP Charge Pump Cap Positive Node.</b> Positive node for the analog output negative charge pump's flying capacitor.	—	—	—
FLYC_VCP	23	F1	VP 1					
FLYN_VCP	20	G1	VCP_	O	<b>-VCP Charge Pump Cap Negative Node.</b> Negative node for the analog output negative charge pump's flying capacitor.	—	—	—
			FILT±					
<b>Test</b> 								
TSO	3	B6	N/A	I/O	<b>Test Output.</b>	—	—	—
TSI	—	D3, F5			<b>Test Input.</b>	—	—	—

1. The power supply is determined by ADPT\_PWR setting (see [Section 4.3.1](#)). VP is used if ADPT\_PWR = 001 (VP\_LDO Mode) or when necessary for ADPT\_PWR = 111 (Adapt-to-Signal Mode).




## 1.4 Electrostatic Discharge (ESD) Protection Circuitry



ESD-sensitive device. The CS43198 is manufactured on a CMOS process. Therefore, it is generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken while handling and storing this device. This device is qualified to current JEDEC ESD standards.


Fig. 1-3 provides a composite view of the ESD domains showing the ESD protection paths between each pad and the substrate (GND), as well as the interrelations between some domains. Note that this figure represents the structure for the internal protection devices and that additional protections can be implemented as part of the integration into the board.





**Figure 1-3. Composite ESD Topology**

Table 1-2 shows the individual ESD domains and lists the pins associated with each domain.

**Table 1-2. ESD Domains**

ESD Domain	Signal Name (See * in Topology Figures for Pad)	Topology
VL/GNDD	ADR DSDCLK/SCLK2 SCL SDA DSDB/LRCK2 DSDA/SDIN2 SDIN1 LRCK1 SCLK1 CLKOUT XTI/MCLK XTO	

**Table 1-2. ESD Domains (Cont.)**

ESD Domain	Signal Name (See * in Topology Figures for Pad)	Topology
VA/-VA	FLYN_VA FLYP_VA FILT+ FILT-	
VP/GNDCP	RESET INT	
VP/VCP_FILT-	FLYP_VCP FLYC_VCP HP_DETECT	
VCP_FILT+/ VCP_FILT-	FLYN_VCP AOUTA AOUTB REFA REFB	

## 2 Typical Connection Diagram





Figure 2-1. Typical Connection Diagram



**Figure 2-2. Typical Connection Diagram (Mono Mode)**

**Note:**

1. The value for  $R_{P_1}$  can be determined by the interrupt pin specification in [Table 3-11](#).

### 3 Characteristics and Specifications

Table 3-1 defines parameters as they are characterized in this section.

**Table 3-1. Parameter Definitions**

Parameter	Definition
Dynamic range	The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. A signal-to-noise ratio measurement over the specified bandwidth made with a –60-dB signal; 60 dB is added to resulting measurement to refer the measurement to full scale. This technique ensures that distortion components are below the noise level and do not affect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17–1991, and the Electronic Industries Association of Japan, EIAJ CP–307. Dynamic range is expressed in decibel units.
Gain drift	The change in gain value with temperature, expressed in ppm/°C units.
Idle channel noise	The rms value of the signal with no input applied (properly back-terminated analog input, digital zero, or zero modulation input). Measured over the specified bandwidth.
Interchannel gain mismatch	The gain difference between left and right channel pairs. Interchannel gain mismatch is expressed in decibel units.
Interchannel phase mismatch	The phase difference between left and right channel pairs at 997-Hz sine wave input. Interchannel phase mismatch is expressed in degree units (with respect to 997-Hz sine wave input).
Interchannel isolation	A measure of cross talk between the left and right channel pairs. Interchannel isolation is measured for each channel at the converter's output with no signal to the input under test and a full-scale signal applied to the other channel. Interchannel isolation is expressed in decibel units.
Load resistance and capacitance	The recommended minimum resistance and maximum capacitance required for the internal op-amp's stability and signal integrity. The load capacitance effectively moves the band-limiting pole of the amp in the output stage. Increasing load capacitance beyond the recommended value can cause the internal op-amp to become unstable.
Output offset voltage	The DC offset voltage present at the amplifier's output when its input signal is in a mute state. The offset exists due to CMOS process limitations and is proportional to analog volume settings. When measuring the offset out of the headphone amplifier, the headphone amplifier is ON.
Total harmonic distortion + noise (THD+N)	The ratio of the rms sum of distortion and noise spectral components across the specified bandwidth (typically 20 Hz–20 kHz) relative to the rms value of the signal. THD+N is measured at –1 and –20 dBFS for the analog input and at 0 and –20 dB for the analog output, as suggested in AES17–1991 Annex A. THD+N is expressed in decibel units.
Turn-on time	Turn-on time is measured from when the PDN_HP = 0 ACK signal is received to when the signal appears on the HP output.

**Table 3-2. Recommended Operating Conditions**

Test conditions (unless otherwise specified): GNDD = GNDA = 0 V, all voltages with respect to ground.

Parameters <sup>1</sup>		Symbol	Minimum	Maximum	Units	
DC power supply	Analog	VA	1.66	1.94	V	
	Charge pump	VCP	1.66	1.94	V	
	Filtered charge pump <sup>2</sup>	EXT_VCPFLT = 1	VCP_FILTER+	2.85	3.15	V
			VCP_FILTER–	–3.15	–2.85	V
	Battery supply	HV_EN = 0, EXT_VCPFLT = 0 HV_EN = 1, EXT_VCPFLT = 0 EXT_VCPFLT = 1	VP	3.0	5.25	V
				3.3	5.25	V
				3.3	5.25	V
Digital Interface	VL	1.66	1.94	V		
Digital Internal	VD	1.66	1.94	V		
External voltage applied to pin <sup>3,4</sup>	HP_DETECT pin	V <sub>INH1</sub>	–0.3 – VCP_FILTER–	VP + 0.3	V	
	VCP_FILTER± domain pins <sup>5</sup>	V <sub>VCPF</sub>	–0.3 – VCP_FILTER–	0.3 + VCP_FILTER+	V	
	VL domain pins	V <sub>VL</sub>	–0.3	VL + 0.3	V	
	VA domain pins	V <sub>VA</sub>	–0.3	VA + 0.3	V	
	VP domain pins	V <sub>VP</sub>	–0.3	VP + 0.3	V	
Ambient temperature		T <sub>A</sub>	–10	+70	°C	

1. Device functional operation is guaranteed within these limits. Functionality is not guaranteed or implied outside of these limits. Operation outside of these limits may adversely affect device reliability.

2. If +1dB\_EN = 1, the minimum VCP\_FILTER+ voltage becomes 3.0 V, and the maximum VCP\_FILTER– voltage becomes –3.0 V.

3. The maximum over/undervoltage is limited by the input current.

4. Table 1-1 lists the power supply domain in which each CS43198 pin resides.

5. VCP\_FILTER± is specified in Table 3-16.

**Table 3-3. Absolute Maximum Ratings**

Test conditions (unless otherwise specified): GNDD = GNDA = GNDPC = 0 V; all voltages with respect to ground.

Parameters	Symbol	Minimum	Maximum	Units	
DC power supply	Analog	VA	-0.3	2.33	V
	Battery	VP	-0.3	6.3	V
	Charge pump	VCP	-0.3	2.33	V
	Filtered charge pump (positive)	VCP_FILT+	-0.3	3.3	V
	Filtered charge pump (negative)	VCP_FILT-	-3.3	0.3	V
	Digital interface	VL	-0.3	2.33	V
	Digital internal	VD	-0.3	2.33	V
Input current <sup>1</sup>	I <sub>in</sub>	—	±10	mA	
Ambient operating temperature (power applied)	T <sub>A</sub>	-50	+115	°C	
Storage temperature	T <sub>stg</sub>	-65	+150	°C	

**Caution:** Stresses beyond “Absolute Maximum Ratings” levels may cause permanent damage to the device. These levels are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in [Table 3-2](#), “Recommended Operating Conditions” is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

1. Any pin except supplies. Transient currents of up to ±100 mA on the analog input pins do not cause SCR latch-up.

**Table 3-4. Analog Output Characteristics (HV\_EN = 1) <sup>1</sup>**

Test conditions (unless otherwise specified): [Fig. 2-1](#) shows CS43198 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GNDA = GNDPC = GNDD = 0 V; voltages are with respect to ground; ASP\_M/Sb = 1; typical, min/max performance data taken with VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; T<sub>A</sub> = +25°C; measurement bandwidth is 20 Hz–20 kHz; ASP\_SPRATE = 0001 (LRCK = 44.1-kHz mode); PDN\_XTAL = 0, MCLK\_INT = 1, PLUS\_1DB = 0, and MCLK\_SRC\_SEL = 00 (crystal frequency f<sub>XTAL</sub> = 22.5792 MHz); Volume = 0 dB; when testing in DSD processor mode, DSD\_ZERODB = 1; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on REF<sub>x</sub>.

PCM and DSD Processor Mode Parameter <sup>2,3,4</sup>				Minimum	Typical	Maximum	Units
AOUT <sub>x</sub> R <sub>L</sub> = 10 kΩ C <sub>L</sub> = 200 pF OUT_FS = 11 Volume = 0 dB +1dB_EN = 0, <sup>5</sup> unless otherwise specified	Dynamic range (defined in <a href="#">Table 3-1</a> )	24-bit, 32-bit, DSD	A-weighted	124	130	—	dB
			Unweighted	121	127	—	dB
		16-bit	A-weighted	91	97	—	dB
			Unweighted	88	94	—	dB
	THD+N (defined in <a href="#">Table 3-1</a> )	24-bit, 32-bit	0 dB	—	-115	-109	dB
			-20 dB	—	-97	—	dB
			-60 dB	—	-67	-61	dB
			0 dB	—	-94	-88	dB
		16-bit	-20 dB	—	-74	—	dB
			-60 dB	—	-34	-28	dB
			0 dB	—	-108	-101	dB
			-20 dB	—	-97	—	dB
DSD	-60 dB	—	-67	-61	dB		
	0 dB	—	-97	—	dB		
Idle channel noise (A-weighted) (defined in <a href="#">Table 3-1</a> )	24-bit, 32-bit, DSD	—	0.55	—	μV		
Full-scale output voltage		4.66	4.90	5.14	V <sub>pp</sub>		
Interchannel isolation <sup>6</sup> (defined in <a href="#">Table 3-1</a> )	217 Hz	—	120	—	dB		
	1 kHz	—	120	—	dB		
	20 kHz	—	100	—	dB		
AOUT <sub>x</sub> R <sub>L</sub> = 10 kΩ C <sub>L</sub> = 200 pF OUT_FS = 11 Volume = 0 dB +1dB_EN = 1, unless otherwise specified	THD+N (defined in <a href="#">Table 3-1</a> )	24-bit, 32-bit, DSD	0 dB	—	-105	—	dB
	Full-scale output voltage		5.42	5.70	5.99	V <sub>pp</sub>	

**Table 3-4. Analog Output Characteristics (HV\_EN = 1) <sup>1</sup> (Cont.)**

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43198 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; ASP\_M/Sb = 1; typical, min/max performance data taken with VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; TA = +25°C; measurement bandwidth is 20 Hz–20 kHz; ASP\_SPRATE = 0001 (LRCK = 44.1-kHz mode); PDN\_XTAL = 0, MCLK\_INT = 1, PLUS\_1DB = 0, and MCLK\_SRC\_SEL = 00 (crystal frequency f<sub>XTAL</sub> = 22.5792 MHz); Volume = 0 dB; when testing in DSD processor mode, DSD\_ZERODB = 1; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on REFx.

PCM and DSD Processor Mode Parameter <sup>2,3,4</sup>				Minimum	Typical	Maximum	Units
AOUTx R <sub>L</sub> = 600 Ω C <sub>L</sub> = 200 pF OUT_FS = 11 Volume = 0 dB +1dB_EN = 0, unless otherwise specified	Dynamic range (defined in Table 3-1)	24-bit, 32-bit, DSD	A-weighted	124	130	—	dB
			Unweighted	121	127	—	dB
		16-bit	A-weighted	91	97	—	dB
			Unweighted	88	94	—	dB
	THD+N (defined in Table 3-1)	24-bit, 32-bit	0 dB	—	–115	–109	dB
			–20 dB	—	–97	—	dB
			–60 dB	—	–67	–61	dB
		16-bit	0 dB	—	–94	–88	dB
			–20 dB	—	–74	—	dB
			–60 dB	—	–34	–28	dB
		DSD	0 dB	—	–108	–101	dB
			–20 dB	—	–97	—	dB
			–60 dB	—	–67	–61	dB
Idle channel noise (A-weighted) (defined in Table 3-1)	24-bit, 32-bit, DSD	—	0.55	—	μV		
Full-scale output voltage	—	4.66	4.90	5.14	V <sub>pp</sub>		
Output power	—	—	5	—	mW		
Interchannel isolation (defined in Table 3-1)	217 Hz	—	120	—	dB		
	1 kHz	—	120	—	dB		
	20 kHz	—	100	—	dB		
AOUTx R <sub>L</sub> = 600 Ω C <sub>L</sub> = 200 pF OUT_FS = 11 Volume = 0 dB +1dB_EN = 1, unless otherwise specified	THD+N (defined in Table 3-1)	24-bit, 32-bit, DSD	0 dB	—	–105	—	dB
	Full-scale output voltage	—	5.42	5.70	5.99	V <sub>pp</sub>	
	Output power	—	—	6.8	—	mW	
Other characteristics for AOUTx	Interchannel gain mismatch (defined in Table 3-1)	—	±0.1	—	—	dB	
	Interchannel phase mismatch (defined in Table 3-1)	—	—	±0.01	—	°	
	Output offset voltage: Mute (defined in Table 3-1)	—	±50	±100	—	μV	
	Gain drift (defined in Table 3-1)	—	±100	—	—	ppm/°C	
	Load resistance (R <sub>L</sub> )	600	—	—	—	Ω	
	Load capacitance (C <sub>L</sub> )	—	—	1	—	nF	
	Turn-on time (defined in Table 3-1)	—	—	12	—	ms	
Click/pop during PDN_HP enable or disable	A-weighted	—	±50	±100	—	μV	

1. This table also applies to external VCP\_FILTER supply mode: CS43198 power up procedure is per description in Section 5.12.1; EXT\_VCPFILT = 1;

VCP\_FILTER+ and VCP\_FILTER– comply to Table 3-2 when EXT\_VCPFILT = 1; in this mode, HV\_EN must be set to 1.


2. One LSB of triangular PDF dither is added to PCM data.

3. Referred to the typical full-scale voltage. Applies to all THD+N and dynamic range values in the table.

4. DSD performance may be limited by the source recording. 0 dB-SACD = 50% modulation index.

5. The volume must be configured as indicated to achieve specified output characteristics.

6. Output test configuration. Symbolized component values are specified in the test conditions.



**Table 3-5. Analog Output Characteristics for Direct DSD Mode 1**

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43198 connections; input test signal is a 0-dB SACD, full-scale 997-Hz sine wave (unless specified otherwise); GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; HV\_EN = 1; typical, min/max performance data taken with VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; TA = +25°C; measurement bandwidth is 20 Hz–20 kHz; PDN\_XTAL = 0, MCLK\_INT = 1, and MCLK\_SRC\_SEL = 00 (crystal frequency  $f_{XTAL}$  = 22.5792 MHz); DSD\_EN = 1; DIR\_DSD = 1; OUT\_FS = 11; Volume = 0 dB; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on REFx.

Direct DSD Mode Parameter 2,3				Minimum	Typical	Maximum	Units
AOUTx R <sub>L</sub> = 600 Ω or 10 kΩ C <sub>L</sub> = 200 pF 64•Fs, High Gain DSD_SPEED = 00 DSD_DIRECT_MC = 0 DSD_DIRECT_GAIN = 1, unless otherwise specified	Dynamic range	DSD	A-weighted	111	116	—	dB
			Unweighted	108	113	—	dB
	THD+N (defined in Table 3-1)	DSD	0 dB	—	–105	–99	dB
			–20 dB	—	–91	–85	dB
–60 dB			—	–53	–48	dB	
Full-scale output voltage			3.61	3.8	3.99	V <sub>pp</sub>	
AOUTx R <sub>L</sub> = 600 Ω or 10 kΩ C <sub>L</sub> = 200 pF 64•Fs, Low Gain No Magnitude Compensation DSD_SPEED = 00 DSD_DIRECT_GAIN = 0 DSD_DIRECT_MC = 0, unless otherwise specified	Dynamic range	DSD	A-weighted	106	112	—	dB
			Unweighted	105	110	—	dB
	THD+N (defined in Table 3-1)	DSD	0 dB	—	–107	–101	dB
			–20 dB	—	–90	–84	dB
–60 dB			—	–50	–45	dB	
Full-scale output voltage			2.71	2.85	2.99	V <sub>pp</sub>	
AOUTx R <sub>L</sub> = 600 Ω or 10 kΩ C <sub>L</sub> = 200 pF 64•Fs, Low Gain With Magnitude Compensation DSD_SPEED = 00 DSD_DIRECT_MC = 1, unless otherwise specified	Dynamic range	DSD	A-weighted	107	111	—	dB
			Unweighted	103	107	—	dB
	THD+N (defined in Table 3-1)	DSD	0 dB	—	–98	–92	dB
			–20 dB	—	–78	–72	dB
–60 dB			—	–47	–43	dB	
Full-scale output voltage			2.71	2.85	2.99	V <sub>pp</sub>	
AOUTx R <sub>L</sub> = 600 Ω or 10 kΩ C <sub>L</sub> = 200 pF 128•Fs, High Gain DSD_SPEED = 01 DSD_DIRECT_GAIN = 1, unless otherwise specified	Dynamic range	DSD	A-weighted	110	116	—	dB
			Unweighted	106	112	—	dB
	THD+N (defined in Table 3-1)	DSD	0 dB	—	–101	–95	dB
			–20 dB	—	–92	–84	dB
–60 dB			—	–52	–46	dB	
Full-scale output voltage			3.61	3.8	3.99	V <sub>pp</sub>	
AOUTx R <sub>L</sub> = 600 Ω or 10 kΩ C <sub>L</sub> = 200 pF 128•Fs, Low Gain DSD_SPEED = 01 DSD_DIRECT_GAIN = 0, unless otherwise specified	Dynamic range	DSD	A-weighted	105	112	—	dB
			Unweighted	103	109	—	dB
	THD+N (defined in Table 3-1)	DSD	0 dB	—	–104	–98	dB
			–20 dB	—	–90	–84	dB
–60 dB			—	–49	–43	dB	
Full-scale output voltage			2.71	2.85	2.99	V <sub>pp</sub>	

1. This table also applies to external VCP\_FILTER supply mode: CS43198 power up procedure is per description in Section 5.12.1; EXT\_VCPFILTER=1; VCP\_FILTER+ and VCP\_FILTER– comply to Table 3-2 when EXT\_VCPFILTER=1; in this mode, HV\_EN must be set to 1.

2. Referred to the typical full-scale voltage. Applies to all THD+N and dynamic range values in the table.

3. DSD performance may be limited by the source recording. 0 dB-SACD = 50% modulation index.



**Table 3-6. Wideband Flatness Mode Analog Output Characteristics <sup>1</sup>**

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43198 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GNDA = GND<sub>CP</sub> = GND<sub>D</sub> = 0 V; voltages are with respect to ground; ASP\_M/Sb = 1; typical, min/max performance data taken with VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; TA = +25°C; measurement bandwidth is 20 Hz–90 kHz; ASP\_SPRATE = 0110 (LRCK = 192-kHz mode); PDN\_XTAL = 0, MCLK\_INT = 1, and MCLK\_SRC\_SEL = 00 (crystal frequency f<sub>XTAL</sub> = 22.5792 MHz); Volume = 0 dB; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on REFx.

Wideband Flatness Mode Parameter <sup>2,3</sup>				Minimum	Typical	Maximum	Units
AOUTx R <sub>L</sub> = 600 Ω C <sub>L</sub> = 200 pF OUT_FS = 11 Volume = 0 dB +1dB_EN = 0 HV_EN = 1, unless otherwise specified	Dynamic range	24-bit, 32-bit	A-weighted	122	128	—	dB
	THD+N (20 Hz–20 kHz, defined in Table 3-1)	24-bit, 32-bit	0 dB	—	–112	–106	dB
			–20 dB	—	–97	—	dB
			–60 dB	—	–67	–61	dB
	Idle channel noise	24-bit, 32-bit	(A-weighted) (defined in Table 3-1)	—	0.69	—	μV
	Full-scale output voltage			4.66	4.90	5.14	V <sub>pp</sub>
	Output power			—	5	—	mW
Interchannel isolation (defined in Table 3-1)			217 Hz	—	120	—	dB
			1 kHz	—	120	—	dB
			20 kHz	—	110	—	dB
AOUTx R <sub>L</sub> = 600 Ω C <sub>L</sub> = 200 pF OUT_FS = 11 Volume = 0 dB +1dB_EN = 1 HV_EN = 1, unless otherwise specified	THD+N (20 Hz–20 kHz, defined in Table 3-1)	24-bit, 32-bit	0 dB	—	–105	–99	dB
	Full-scale output voltage			5.42	5.7	5.99	V <sub>pp</sub>
	Output power			—	6.8	—	mW
Other characteristics for AOUTx	Interchannel gain mismatch (defined in Table 3-1)			—	±0.1	—	dB
	Interchannel phase mismatch (defined in Table 3-1)			—	—	±0.01	°
	Output offset voltage: Mute (defined in Table 3-1)			—	±50	±100	μV
	Gain drift (defined in Table 3-1)			—	±100	—	ppm/°C
	Load resistance (R <sub>L</sub> )			600	—	—	Ω
	Load capacitance (C <sub>L</sub> )			—	—	1	nF
	Turn-on time (defined in Table 3-1)			—	—	12	ms
Click/pop during PDN_HP enable or disable		A-weighted	—	±50	±100	μV	

1. This table also applies to external VCP\_FILTER supply mode: CS43198 power up procedure is per description in Section 5.12.1; EXT\_VCPFILTER = 1; VCP\_FILTER+ and VCP\_FILTER– comply to Table 3-2 when EXT\_VCPFILTER = 1; in this mode, HV\_EN must be set to 1.

2. One LSB of triangular PDF dither is added to PCM data.

3. Referred to the typical full-scale voltage. Applies to all THD+N and dynamic range values in the table.

**Table 3-7. Combined DAC Digital, On-Chip Analog and AOUTx Filter Characteristics**

Test conditions (unless specified otherwise): The filter characteristics have been normalized to the sample rate (Fs) and can be referenced to the desired sample rate by multiplying the given characteristic by Fs. Single-Speed Mode refers to 32-, 44.1-, and 48-kHz sample rates. Double-Speed Mode refers to 88.2- and 96-kHz sample rates. Quad-Speed Mode refers to 176.4- and 192-kHz sample rates. Octuple-Speed Mode refers to 352.8- and 384-kHz sample rates. MCLK\_INT is an integer multiple of Fs; HPF disabled; no DC offset applied; group delay does not include serial port delay.

Parameter			Minimum	Typical	Maximum	Units
Fast Roll-Off (FILTER_SLOW_FASTB = 0) Single-Speed Mode <sup>1</sup>	Passband <sup>2</sup>	to –0.01-dB corner	0	—	0.4535 <sup>4</sup>	Fs
		to –3-dB corner	0	—	0.482	Fs
		attenuation @ Fs/2	8.44 <sup>3</sup>	—	—	dB
	Passband ripple 10 Hz to –0.01-dB corner <sup>5</sup>	–0.01	—	+0.01	dB	
	Stopband	0.547	—	—	Fs	
	Stopband attenuation <sup>6</sup>	110	—	—	dB	
	Group delay (linear phase)	PHCOMP_LOWLATB = 1	—	39.5/Fs <sup>7</sup>	—	s
Group delay (minimum phase)	PHCOMB_LOWLATB = 0	—	6.3/Fs <sup>8</sup>	—	s	
Deemphasis error <sup>9</sup> (Relative to 1 kHz)	Fs = 44.1 kHz	—	—	±0.3	dB	

**Table 3-7. Combined DAC Digital, On-Chip Analog and AOUTx Filter Characteristics (Cont.)**

Test conditions (unless specified otherwise): The filter characteristics have been normalized to the sample rate ( $F_s$ ) and can be referenced to the desired sample rate by multiplying the given characteristic by  $F_s$ . Single-Speed Mode refers to 32-, 44.1-, and 48-kHz sample rates. Double-Speed Mode refers to 88.2- and 96-kHz sample rates. Quad-Speed Mode refers to 176.4- and 192-kHz sample rates. Octuple-Speed Mode refers to 352.8- and 384-kHz sample rates. MCLK\_INT is an integer multiple of  $F_s$ ; HPF disabled; no DC offset applied; group delay does not include serial port delay.

Parameter		Minimum	Typical	Maximum	Units	
Fast Roll-Off ( <a href="#">FILTER_SLOW_FASTB</a> = 0) Double-Speed Mode <sup>1</sup>	Passband <sup>2</sup>	to -0.01-dB corner to -3-dB corner attenuation @ $F_s/2$	0 0 7.77	— — —	0.227 0.48 —	$F_s$ $F_s$ dB
	Passband ripple 10 Hz to -0.01-dB corner	-0.01	—	0.01	dB	
	Stopband	0.583	—	—	$F_s$	
	Stopband attenuation <sup>6</sup>	80	—	—	dB	
	Group delay (linear phase)	PHCOMB_LOWLATB = 1	—	22.3/ $F_s$	—	s
	Group delay (minimum phase)	PHCOMB_LOWLATB = 0	—	7.5/ $F_s$	—	s
Fast Roll-Off ( <a href="#">FILTER_SLOW_FASTB</a> = 0) Quad-Speed Mode <sup>1</sup>	Passband <sup>2</sup>	to -0.01-dB corner to -3-dB corner attenuation @ $F_s/2$	0 0 9.44	— — —	0.114 0.46 —	$F_s$ $F_s$ dB
	Passband ripple 10 Hz to -0.01-dB corner	-0.01	—	0.01	dB	
	Stopband	0.583	—	—	$F_s$	
	Stopband attenuation <sup>6</sup>	80	—	—	dB	
	Group delay (linear phase)	PHCOMB_LOWLATB = 1	—	20.7/ $F_s$	—	s
	Group delay (minimum phase)	PHCOMB_LOWLATB = 0	—	11.3/ $F_s$	—	s
Slow Roll-Off ( <a href="#">FILTER_SLOW_FASTB</a> = 1) Single-Speed Mode <sup>1</sup>	Passband <sup>2</sup>	to -0.01-dB corner to -3-dB corner attenuation @ $F_s/2$	0 0 6.45 <sup>10</sup>	— — —	0.417 0.482 —	$F_s$ $F_s$ dB
	Passband ripple 10 Hz to -0.01-dB corner <sup>5</sup>	-0.01	—	+0.01	dB	
	Stopband	0.583	—	—	$F_s$	
	Stopband attenuation <sup>6</sup>	64	—	—	dB	
	Group delay (linear phase)	PHCOMB_LOWLATB = 1	—	34.5/ $F_s$ <sup>11</sup>	—	s
	Group delay (minimum phase)	PHCOMB_LOWLATB = 0	—	5.6/ $F_s$ <sup>12</sup>	—	s
	Deemphasis error <sup>9</sup> (Relative to 1 kHz)	$F_s = 44.1$ kHz	—	—	±0.3	dB
Slow Roll-Off ( <a href="#">FILTER_SLOW_FASTB</a> = 1) Double-Speed Mode <sup>1</sup>	Passband <sup>2</sup>	to -0.01-dB corner to -3-dB corner attenuation @ $F_s/2$	0 0 7	— — —	0.208 0.458 —	$F_s$ $F_s$ dB
	Passband ripple 10 Hz to -0.01-dB corner	-0.01	—	0.01	dB	
	Stopband	0.792	—	—	$F_s$	
	Stopband attenuation <sup>6</sup>	70	—	—	dB	
	Group delay (linear phase)	PHCOMB_LOWLATB = 1	—	22.3/ $F_s$	—	s
	Group delay (minimum phase)	PHCOMB_LOWLATB = 0	—	6.7/ $F_s$	—	s
Slow Roll-Off ( <a href="#">FILTER_SLOW_FASTB</a> = 1) Quad-Speed Mode <sup>1</sup>	Passband <sup>2</sup>	to -0.01-dB corner to -3-dB corner attenuation @ $F_s/2$	0 0 7.00	— — —	0.104 0.43 —	$F_s$ $F_s$ dB
	Passband ripple 10 Hz to -0.01-dB corner	-0.01	—	0.01	dB	
	Stopband	0.792	—	—	$F_s$	
	Stopband attenuation <sup>6</sup>	75	—	—	dB	
	Group delay (linear phase)	PHCOMB_LOWLATB = 1	—	20.7/ $F_s$	—	s
	Group delay (minimum phase)	PHCOMB_LOWLATB = 0	—	10.6/ $F_s$	—	s
Nonoversampling (NOS) ( <a href="#">NOS</a> = 1) Single-Speed Mode <sup>1</sup>	Passband <sup>2</sup>	to -0.01-dB corner to -3-dB corner	0 0	— —	0.026 0.443	$F_s$ $F_s$
	Passband droop 10 Hz to 20 kHz	—	—	3.2 <sup>13</sup>	dB	
	Group delay	—	2.7/ $F_s$	—	s	
Nonoversampling (NOS) ( <a href="#">NOS</a> = 1) Double-Speed Mode <sup>1</sup>	Passband <sup>2</sup>	to -0.01-dB corner to -3-dB corner	0 0	— —	0.0246 0.446	$F_s$ $F_s$
	Passband droop 10 Hz to 20 kHz	—	—	0.73	dB	
	Group delay	—	4.5/ $F_s$	—	s	
Nonoversampling (NOS) ( <a href="#">NOS</a> = 1) Quad-Speed Mode <sup>1</sup>	Passband <sup>2</sup>	to -0.01-dB corner to -3-dB corner	0 0	— —	0.026 0.405	$F_s$ $F_s$
	Passband droop 10 Hz to 20 kHz	—	—	0.17	dB	
	Group delay	—	8.4/ $F_s$	—	s	

**Table 3-7. Combined DAC Digital, On-Chip Analog and AOUTx Filter Characteristics (Cont.)**

Test conditions (unless specified otherwise): The filter characteristics have been normalized to the sample rate ( $F_s$ ) and can be referenced to the desired sample rate by multiplying the given characteristic by  $F_s$ . Single-Speed Mode refers to 32-, 44.1-, and 48-kHz sample rates. Double-Speed Mode refers to 88.2- and 96-kHz sample rates. Quad-Speed Mode refers to 176.4- and 192-kHz sample rates. Octuple-Speed Mode refers to 352.8- and 384-kHz sample rates. MCLK\_INT is an integer multiple of  $F_s$ ; HPF disabled; no DC offset applied; group delay does not include serial port delay.

Parameter		Minimum	Typical	Maximum	Units	
Octuple-Speed Mode <sup>1</sup>	Passband <sup>2</sup>	to -0.01-dB corner	0	—	0.0299	$F_s$
		to -3-dB corner	0	—	0.263	$F_s$
	Passband droop 10 Hz to 20 kHz	—	—	0.04	dB	
	Group delay	—	17/ $F_s$	—	s	

- Filter response is by design.
- Response is clock-dependent and scales with  $F_s$ .
- 8.5 dB for 32-kHz sample rate.
- 0.454  $F_s$  for 32-kHz sample rate.
- Filter ripple specification is invalid with deemphasis enabled.
- For Single-Speed Mode, the measurement bandwidth is from stopband to 3  $F_s$ .  
For Double-Speed Mode, the measurement bandwidth is from stopband to 3  $F_s$ .  
For Quad-Speed Mode, the measurement bandwidth is from stopband to 1.34  $F_s$ .
- 39/ $F_s$  for 32-kHz sample rate.
- 5.9/ $F_s$  for 32-kHz sample rate.
- Deemphasis is available only in 44.1 kHz.
- 6.5 dB for 32-kHz sample rate.
- 34/ $F_s$  for 32-kHz sample rate.
- 5.2/ $F_s$  for 32-kHz sample rate.
- 3.9 dB for 32-kHz sample rate (passband droop 10 Hz to 15 kHz).

**Table 3-8. Combined DAC Digital, On-Chip Analog and AOUTx Filter Characteristics (Wideband Flatness Mode)**

Test conditions (unless specified otherwise): The filter characteristics have been normalized to the sample rate ( $F_s$ ) and can be referenced to the desired sample rate by multiplying the given characteristic by  $F_s$ . Wideband Flatness Mode refers to  $F_s = 192$  kHz sample rates. PCM\_WBF\_EN = 1. MCLK\_INT is an integer multiple of  $F_s$ ; HPF disabled; no DC offset applied; group delay does not include serial port delay.

Parameter		Minimum	Typical	Maximum	Units	
Wideband Flatness Mode <sup>1</sup>	Passband <sup>2</sup>	to -0.003-dB corner	0	—	0.417	$F_s$
		to -3-dB corner	0	—	0.46	$F_s$
		attenuation @ $F_s/2$	3	—	—	dB
	Passband ripple 10 Hz to -0.003-dB corner	-0.003	—	0.003	dB	
	Stopband	0.583	—	—	$F_s$	
Stopband attenuation <sup>3</sup>	80	—	—	dB		
Group delay	—	20.7/ $F_s$	—	s		

- Filter response is by design and may require calibration.
- Response is clock-dependent and scales with  $F_s$ .
- The measurement bandwidth is from stopband to 1.34  $F_s$ .

**Table 3-9. DAC High-Pass Filter (HPF) Characteristics**

Test conditions (unless specified otherwise): Gains are all set to 0 dB;  $T_A = +25^\circ\text{C}$ .

Parameter <sup>1</sup>	Minimum	Typical	Maximum	Units
Passband <sup>2</sup>	-0.05-dB corner	—	$0.195 \times 10^{-3}/N$	$F_s$
	-3.0-dB corner	—	$19.5 \times 10^{-6}/N$	$F_s$
Passband ripple ( $0.417 \times 10^{-3}/N$ $F_s$ to $0.417/N$ $F_s$ ; normalized to $0.417/N$ $F_s$ ) <sup>2</sup>	—	—	0.01	dB
Phase deviation @ $0.453 \times 10^{-3}/N$ $F_s$ <sup>2</sup>	—	2.45	—	°
Filter settling time <sup>3</sup>	—	$24500 \times N / F_s^2$	—	s

- Response scales with  $F_s$  in PCM Mode. Specifications are normalized to  $F_s$  and are denormalized by multiplying by  $F_s$ . For DSD Mode,  $F_s$  is 44.1 kHz.
- For PCM Single-Speed Mode,  $N = 1$ .  
For PCM Double-Speed Mode,  $N = 2$ .  
For PCM Quad-Speed Mode,  $N = 4$ .  
For PCM Octuple-Speed Mode,  $N = 8$ .  
For DSD 64 x  $F_s$  Mode,  $N = 1$ .  
For DSD 128 x  $F_s$  Mode,  $N = 1$ .
- Required time for the magnitude of the DC component present at the output of the HPF to reach 5% of the applied DC signal.

**Table 3-10. DSD Combined Digital and On-Chip Analog Filter Response <sup>1</sup>**

Test conditions (unless specified otherwise): Digital gains are all set to 0 dB;  $T_A = +25^\circ\text{C}$ ;  $\text{PDN\_XTAL} = 0$ ,  $\text{MCLK\_INT} = 1$ ,  $\text{DSD\_EN} = 1$ , and  $\text{MCLK\_SRC\_SEL} = 00$  (crystal frequency  $f_{\text{XTAL}} = 22.5792$  MHz).

	Parameter	Minimum	Typical	Maximum	Units
DSD Processor Mode DIR_DSD = 0	Passband to -3-dB corner	—	50	—	kHz
	Frequency response 20 Hz to 20 kHz	-0.05	—	0.05	dB
	Roll-off	27	—	—	dB/Oct
Direct DSD Mode, 64•Fs, Low Gain, DSD_SPEED = 00, DSD_DIRECT_GAIN = 0, DIR_DSD = 1	Passband to -0.1-dB corner to -3-dB corner	0 0	— —	7.8 41	kHz kHz
	Frequency response 20 Hz to 20 kHz	-0.67	—	0	dB
Direct DSD Mode, 64•Fs, Low Gain With Magnitude Compensation, DSD_SPEED = 00, DSD_DIRECT_GAIN = 0, DSD_DIRECT_MC = 1, DIR_DSD = 1	Passband to -0.1-dB corner to -3-dB corner	0 0	— —	27 53	kHz kHz
	Frequency response 20 Hz to 20 kHz	0	—	0.06	dB
Direct DSD Mode, 64•Fs, High Gain, DSD_SPEED = 00, DSD_DIRECT_GAIN = 1, DIR_DSD = 1	Passband to -0.1-dB corner to -3-dB corner	0 0	— —	7.5 40	kHz kHz
	Frequency response 20 Hz to 20 kHz	-0.71	—	0	dB
Direct DSD Mode, 128•Fs, Low Gain, DSD_SPEED = 01, DSD_DIRECT_GAIN = 0, DIR_DSD = 1	Passband to -0.1-dB corner to -3-dB corner	0 0	— —	7.8 41	kHz kHz
	Frequency response 20 Hz to 20 kHz	-0.67	—	0	dB
Direct DSD Mode, 128•Fs, High Gain, DSD_SPEED = 01, DSD_DIRECT_GAIN = 1, DIR_DSD = 1	Passband to -0.1-dB corner to -3-dB corner	0 0	— —	15 79	kHz kHz
	Frequency response 20 Hz to 20 kHz	-0.18	—	0	dB

1. Filter response is by design.

**Table 3-11. Digital Interface Specifications and Characteristics**

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43198 connections;  $\text{GNDD} = \text{GNDCP} = \text{GNDA} = 0$  V; voltages are with respect to ground; parameters can vary with VL and VP; typical performance data taken with  $\text{VP} = 3.6$  V,  $\text{VCP} = \text{VA} = 1.8$  V,  $\text{VD} = 1.8$  V and  $\text{VL} = 1.8$  V; min/max performance data taken with  $\text{VP} = 3.6$  V,  $\text{VCP} = \text{VA} = 1.8$  V,  $\text{VD} = 1.8$  V and  $\text{VL} = 1.8$  V;  $T_A = +25^\circ\text{C}$ ;  $C_L = 60$  pF.

Parameters <sup>1</sup>	Symbol	Minimum	Maximum	Units	
Input leakage current <sup>2,3</sup>	LRCK1, DSDB/LRCK2	—	±4	μA	
	SDIN1, SCLK1, DSDA/SDIN2, DSDCLK/SCLK2	—	±3	μA	
	SDA, SCL	—	±100	nA	
	INT, RESET	—	±100	nA	
Internal weak pull-down	—	550	2450	kΩ	
Input capacitance	—	—	10	pF	
INT current sink ( $V_{OL} = 0.3$ V maximum)	—	825	—	μA	
VL Logic (non-I <sup>2</sup> C)	High-level output voltage ( $I_{OH} = -100$ μA)	$V_{OH}$	$0.9 \cdot V_L$	—	V
	Low-level output voltage	$V_{OL}$	—	$0.1 \cdot V_L$	V
	High-level input voltage	$V_{IH}$	$0.7 \cdot V_L$	—	V
	Low-level input voltage	$V_{IL}$	—	$0.3 \cdot V_L$	V
VL Logic (I <sup>2</sup> C only)	Hysteresis voltage (Fast Mode and Fast Mode Plus)	$V_{HYS}$	$0.05 \cdot V_L$	—	V
	Low-level output voltage	$V_{OL}$	—	$0.2 \cdot V_L$	V
	High-level input voltage	$V_{IH}$	$0.7 \cdot V_L$	—	V
	Low-level input voltage	$V_{IL}$	—	$0.3 \cdot V_L$	V
HP_DETECT <sup>4</sup>	High-level input voltage	$V_{IH}$	$0.93 \cdot V_P$	—	V
	Low-level input voltage	$V_{IL}$	—	2.0	V
HP_DETECT current to VCP_FILTER <sup>4</sup>	$I_{HP\_DETECT}$	1.00	2.91	μA	
RESET pulse width low	—	1000	—	μs	

1. See Table 1-1 for serial and control-port power rails.

2. Specification is per pin.

3. Includes current through internal pull-up or pull-down resistors on pin.

4. The HP\_DETECT input circuit allows the HP\_DETECT signal to be as low of a voltage as VCP\_FILTER and as high as VP. Section 4.4.1 provides configuration details.

**Table 3-12. CLKOUT Characteristics**

Test conditions (unless specified otherwise): GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; CL = 60 pF; PLL reference input must meet the phase-noise mask specified in Fig. 4-12; TA = +25°C; Output jitter is measured from 100 Hz to half of the output frequency.

Parameters	Symbol	Minimum	Typical	Maximum	Units
CLKOUT output frequency	$f_{\text{CLKOUT}}$	2.8224	3	3.072	MHz
		5.6448	6	6.144	MHz
		7.5264	8	8.192	MHz
		11.2896	12	12.288	MHz
CLKOUT output duty cycle	—	40	50	60	%
CLKOUT output TIE jitter (RMS)	CLKOUT_SRC_SEL = 01 $t_{\text{JIT}}$	—	500	—	ps

**Table 3-13. PLL Characteristics**

Test conditions (unless specified otherwise): GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; PLL reference input must meet the phase-noise mask specified in Fig. 4-12; TA = +25°C.

Parameters	Symbol	Minimum	Typical	Maximum	Units
PLL output frequency	$f_{\text{out}}$	22.5792	24	24.576	MHz
PLL lock time	$t_{\text{Lock}}$	—	620	1000	μs
PLL reference clock input	—	—	11.2896	—	MHz
		—	22.5792	—	MHz
		—	12.2880	—	MHz
		—	24.5760	—	MHz
		—	9.6000	—	MHz
		—	19.2000	—	MHz
		—	12.0000	—	MHz
		—	24.0000	—	MHz
		—	13.0000	—	MHz
—	26.000	—	MHz		
PLL reference clock input jitter	—	—	—	50	ps

**Table 3-14. Crystal Characteristics**

Test conditions (unless specified otherwise): GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; TA = +25°C

Parameters <sup>1</sup>	Symbol	Minimum	Typical	Maximum	Units
Crystal oscillator frequency	$f_{\text{XTAL}}$	22.57	22.5792/ 24.576	24.58	MHz
Crystal load capacitance	$C_{\text{L\_XTAL}}$	5	—	8	pF
Equivalent series resistance	$esr_{\text{XTAL}}$	—	—	100	Ω
Startup time	$t_{\text{XTAL\_pup}}$	—	—	6.5	ms
Shunt capacitance	$C_{\text{O}}$	—	—	0.8	pF
Maximum drive level	—	200	—	—	μW


1. Refer to Section 5.3 for supported crystal options.

**Table 3-15. Power-Supply Rejection Ratio (PSRR) Characteristics**

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43198 connections; input test signal held low (all zero data); GNDA = GNDA = GNDCP = 0 V; voltages are with respect to ground; VL = VA = VD = 1.8 V, VP = 3.6 V; When testing PSRR, PCM input test signal held low (all zero data); TA = +25°C; PCM\_AMUTE = 0.

Parameter <sup>1</sup>	Minimum	Typical	Maximum	Units
AOUTx PSRR with 100-mVpp signal AC coupled to VA supply	217 Hz	—	75	dB
	1 kHz	—	75	dB
	20 kHz	—	70	dB
AOUTx PSRR with 100-mVpp signal AC coupled to VCP supply	217 Hz	—	80	dB
	1 kHz	—	80	dB
	20 kHz	—	60	dB
AOUTx PSRR with 100-mVpp signal AC coupled to VP supply	217 Hz	—	100	dB
	1 kHz	—	100	dB
	20 kHz	—	80	dB

1. PSRR test configuration: Typical PSRR can vary by approximately 6 dB below the indicated values.



**Table 3-16. DC Characteristics**

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43198 connections; GNDD = GNDA = 0 V; all voltages with respect to ground.

Parameters			Minimum	Typical	Maximum	Units
VCP_FILTER (No load connected to AOUTx) EXT_VCPFILTER = 0	VP_LDO Mode	VCP_FILTER+ pin (HV_EN = 1)	—	3.0	—	V
		VCP_FILTER+ pin (HV_EN = 0)	—	2.6	—	V
		VCP_FILTER- pin (HV_EN = 1)	—	-3.0	—	V
		VCP_FILTER- pin (HV_EN = 0)	—	-2.6	—	V
	VCP Mode	VCP_FILTER+ pin	—	VCP	—	V
		VCP_FILTER- pin	—	-VCP	—	V
-VA		-VA pin	—	-VA	—	V
Other DC characteristics	FILT+ voltage		—	-0.35	—	V
	FILT- voltage		—	0.35	—	V
	Analog output current limiter on threshold.		—	120	160	mA
	VD power-on reset threshold (V <sub>POR</sub> )	Up	—	1.15	—	V
Down		—	0.950	—	V	

**Table 3-17. Power Consumption**

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43198 connections; GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; performance data taken with VA = VCP = VD = VL = 1.8 V; VP = 3.6 V; T<sub>A</sub> = +25°C; ASP\_SPRATE = 0001(44.1-kHz mode); MCLK\_INT= 1 (22.5792 MHz); MCLK\_SRC\_SEL = 00; +1dB\_EN = 1; all other fields are set to defaults; no signal on any input; control port inactive; all serial ports are set to Slave or Master Mode as indicated, input clock/data are held low unless active; test load is R<sub>L</sub> = 600 Ω and C<sub>L</sub> = 1 nF for AOUTx; measured values include currents consumed by the DAC and do not include current delivered to external loads unless specified otherwise (e.g., from AOUTx outputs); see Fig. 2-1.

Use Cases		Typical Current (μA)					Total Power (μW)		
		P <sub>OUT</sub>	i <sub>VCP</sub>	i <sub>VA</sub>	i <sub>VD</sub>	i <sub>VL</sub>		i <sub>VP</sub>	
1	Off <sup>1</sup>	—	0	0	0	0	6	11	
2	Standby <sup>2</sup>	—	0	0	256	0	32	576	
3	A Playback	External MCLK = 22.5792 MHz, I <sup>2</sup> S/DoP Stereo AOUT	Quiescent <sup>3</sup>	3808	7835	2786	0	28	26074

- Off configuration: Clock/data lines held low; RESET = LOW; VA = VD = VL = 0 V, VCP = 0 V, VP = 3.6 V.
- Standby configuration: Clock/data lines held low; RESET = HIGH; VA = VD = VL = 1.8 V, VCP = 1.8 V, VP = 3.6 V; HP\_DETECT\_CTRL = 11 (enabled); HP\_DETECT\_PLUG\_INT\_MASK=0 (unmasked); PDN\_XTAL = 1, MCLK\_SRC\_SEL = 10 (RCO selected as MCLK source).
- Quiescent configuration: data lines held low; RESET = HIGH; VA = 1.8 V, VD = VL = VCP = 1.8 V, VP = 3.6 V. Serial port, I<sup>2</sup>S/DoP Mode (ASP and SDIN, ASP\_M/Sb = 0); PDN\_XTAL = 1.

**Table 3-18. Serial-Port Interface Characteristics**

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43198 connections; GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; parameters can vary with VL; typical performance data taken with VL = VD = VA = VCP = 1.8 V, VP = 3.6 V; min/max performance data taken with VL = 1.8 V; VD = VA = VCP = 1.8 V, VP = 3.6 V; T<sub>A</sub> = +25°C; C<sub>L</sub> = 60 pF; Logic 0 = ground, Logic 1 = VL; output timings are measured at V<sub>OL</sub> and V<sub>OH</sub> thresholds (see Table 3-11).

Parameters <sup>1,2,3,4</sup>	Symbol	Minimum	Typical	Maximum	Units
FSYNC frame rate	F <sub>s</sub>	(See Section 4.8.5)			kHz
FSYNC high period <sup>5</sup>	t <sub>HI:FSYNC</sub>	1/f <sub>SCLK</sub>	—	(n-1)/f <sub>SCLK</sub>	s


**Table 3-18. Serial-Port Interface Characteristics (Cont.)**

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43198 connections; GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; parameters can vary with VL; typical performance data taken with VL = VD = VA = VCP = 1.8 V, VP = 3.6 V; min/max performance data taken with VL = 1.8 V; VD = VA = VCP = 1.8 V, VP = 3.6 V; TA = +25°C; CL = 60 pF; Logic 0 = ground, Logic 1 = VL; output timings are measured at VOL and VOH thresholds (see Table 3-11).

Parameters 1,2,3,4		Symbol	Minimum	Typical	Maximum	Units
Master Mode	FSYNC duty cycle xSP_5050 = 1	—	45	—	55	%
	FSYNC delay time after SCLK launching edge <sup>6</sup>	t <sub>D:CLK-FSYNC</sub>	—	—	10	ns
	SCLK frequency	f <sub>SCLK</sub>	—	—	f <sub>MCLK_INT</sub>	MHz
	SCLK high period <sup>7</sup>	t <sub>HI:SCLK</sub>	$\frac{1}{1/(2 \cdot f_{SCLK}) - 1/f_{MCLK\_INT}}$	—	$\frac{1}{1/(2 \cdot f_{SCLK}) + 1/f_{MCLK\_INT}}$	ns
	SDIN setup time before SCLK latching edge <sup>6</sup>	t <sub>SU:SDI</sub>	10	—	—	ns
	SDIN hold time after SCLK latching edge <sup>6</sup>	t <sub>H:SDI</sub>	5	—	—	ns
Slave Mode	FSYNC setup time before SCLK latching edge <sup>6</sup>	t <sub>SU:FSYNC</sub>	10	—	—	ns
	FSYNC hold time after SCLK latching edge <sup>6</sup>	t <sub>H:FSYNC</sub>	5	—	—	ns
	SCLK frequency	f <sub>SCLK</sub>	—	—	24.58	MHz
	SCLK high period	t <sub>HI:SCLK</sub>	16	—	—	ns
	SCLK low period	t <sub>LO:SCLK</sub>	16	—	—	ns
	SDIN setup time before SCLK latching edge <sup>8</sup>	t <sub>SU:SDI</sub>	10	—	—	ns
	SDIN hold time after SCLK latching edge <sup>6</sup>	t <sub>H:SDI</sub>	5	—	—	ns


1. Output clock frequencies follow the internal master clock (MCLK\_INT) frequency proportionally. Any deviation of the clock source from the nominal supported rates are directly imparted to the output clock rate by the same factor (e.g., +100-ppm offset in the frequency of MCLK\_INT becomes a +100-ppm offset in LRCK/FSYNC and SCLK).

### 2. I<sup>2</sup>S interface timing



### 3. TDM interface timing

(shown with xSP\_FSD = 010, xSP\_LCHI = 1)



4. Applies to Master and Slave Modes, unless specified otherwise.

5. Maximum LRCK duty cycle is equal to frame length, in SCLK periods, minus 1. Maximum duty cycle occurs when LRCK high (xSP\_LCHI) is set to 768 SCLK periods and LRCK period (xSP\_LCPR) is set to 769 SCLK periods.

6. Data may be latched/launched on either the rising or falling edge of SCLK.

7. SCLK duty cycle in Master Mode depends on Master Mode clock configuration, and can vary by up to 1 MCLK\_INT period.

8. Data is latched/launched on the rising or falling edge of SCLK as determined by xSP\_SCPOL\_OUT, xSP\_SCPOL\_IN, and xSP\_FSD bits. See the SCLK launching specs in Table 3-18.

**Table 3-19. DSD Switching Characteristics**

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43198 connections; GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; parameters can vary with VL; typical performance data taken with VL = VD = VA = VCP = 1.8 V, VP = 3.6 V; min/max performance data taken with VL = 1.8 V; VD = VA = VCP = 1.8 V, VP = 3.6 V; TA = +25°C; CL = 60 pF; Logic 0 = ground, Logic 1 = VL; output timings are measured at VOL and VOH thresholds (see Table 3-11).


Parameter 1,2	Symbol	Minimum	Typical	Maximum	Units
DSDCLK duty cycle	—	40	—	60	%
DSDCLK pulse width low	t <sub>SCLKL</sub>	40	—	—	ns
DSDCLK pulse width high	t <sub>SCLKH</sub>	40	—	—	ns

**Table 3-19. DSD Switching Characteristics (Cont.)**


Test conditions (unless specified otherwise): Fig. 2-1 shows CS43198 connections; GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; parameters can vary with VL; typical performance data taken with VL = VD = VA = VCP = 1.8 V, VP = 3.6 V; min/max performance data taken with VL = 1.8 V; VD = VA = VCP = 1.8 V, VP = 3.6 V; TA = +25°C; CL = 60 pF; Logic 0 = ground, Logic 1 = VL; output timings are measured at VOL and VOH thresholds (see Table 3-11).

Parameter 1,2	Symbol	Minimum	Typical	Maximum	Units
DSDCLK frequency (64× oversampled) (128× oversampled) (256× oversampled)	—	1.024 2.048 4.096	2.8224 5.6448 11.2897	fMCLK_INT/8 fMCLK_INT/4 fMCLK_INT/2	MHz MHz MHz
DSDA/DSDB valid to DSDCLK rising setup time	tSDLRS	10	—	—	ns
DSDCLK rising to DSDA or DSDB hold time	tSDH	10	—	—	ns
DSD clock to data transition (Phase Modulation Mode) (64× oversampled) (128× oversampled)	tDPM	-20 -10	—	20 10	ns ns

1. Serial audio input interface timing



2. Phase modulation mode serial audio input interface timing



**Table 3-20. I²C Slave Port Characteristics**

Test conditions (unless specified otherwise): Fig. 2-1 shows typical connections; Inputs: GNDA = GNDL = GNDCP = 0 V; all voltages with respect to ground; VL = 1.8 V; inputs: Logic 0 = GNDA = 0 V, Logic 1 = VL; TA = +25°C; SDA load capacitance equal to maximum value of CB = 400 pF; minimum SDA pull-up resistance, RP(min).<sup>1</sup> Table 3-1 describes some parameters in detail. All specifications are valid for the signals at the pins of the CS43198 with the specified load capacitance.

Parameter 2	Symbol 3	Minimum	Maximum	Units
SCL clock frequency	fSCL	—	1000	kHz
Clock low time	tLOW	500	—	ns
Clock high time	tHIGH	260	—	ns
Start condition hold time (before first clock pulse)	tHDST	260	—	ns
Setup time for repeated start	tSUST	260	—	ns
Rise time of SCL and SDA	tRC	—	1000 300 120	ns ns ns
Fall time of SCL and SDA	tFC	—	300 300 120	ns ns ns
Setup time for stop condition	tSUSP	260	—	ns
SDA setup time to SCL rising	tSUD	50	—	ns
SDA input hold time from SCL falling 4	tHDDI	0	—	ns
Output data valid (Data/Ack) 5	tVDDO	—	3450 900 450	ns ns ns
Bus free time between transmissions	tBUF	500	—	ns
SDA bus capacitance	CB	—	340 400	pF pF
SCL/SDA pull-up resistance 1	RP	350	—	Ω
Pulse width of spikes to be suppressed	tPS	—	50	ns
Switching time between RCO and MCLK_INT 6	—	150	—	μs
Power-up delay (delay before I²C can communicate after RESET released)	tPUD	1500	—	μs



1. The minimum  $R_P$  value (resistor shown in Fig. 2-1) is determined by using the maximum level of  $V_L$ , the minimum sink current strength of its respective output, and the maximum low-level output voltage  $V_{OL}$ . The maximum  $R_P$  value may be determined by how fast its associated signal must transition (e.g., the lower the value of  $R_P$ , the faster the I<sup>2</sup>C bus is able to operate for a given bus load capacitance). See I<sup>2</sup>C bus specification referenced in Section 13.
2. All timing is relative to thresholds specified in Table 3-11,  $V_{IL}$  and  $V_{IH}$  for input signals, and  $V_{OL}$  and  $V_{OH}$  for output signals.
3. I<sup>2</sup>C control-port timing



4. Data must be held long enough to bridge the transition time,  $t_F$ , of SCL.
5. Time from falling edge of SCL until data output is valid.
6. Upon setting `MCLK_SRC_SEL` and sending the I<sup>2</sup>C stop condition, the switching of RCO and other `MCLK_INT` sources occurs. A least wait time as specified is required after changing `MCLK_SRC_SEL` and sending the I<sup>2</sup>C stop condition before the next I<sup>2</sup>C transaction is initiated.

## 4 Functional Description

This section describes the general theory of operation of the CS43198, tracing the signal and control flow through the various blocks within the device. It comprises the following sections:

- [Section 4.1, “Overview”](#)
- [Section 4.2, “Analog Outputs”](#)
- [Section 4.3, “Class H Output”](#)
- [Section 4.4, “Headphone Presence Detect”](#)
- [Section 4.5, “Clocking Architecture”](#)
- [Section 4.6, “Clock Output and Fractional-N PLL”](#)
- [Section 4.7, “Filtering Options”](#)
- [Section 4.8, “Audio Serial Port \(ASP\)”](#)
- [Section 4.9, “DSD Interface”](#)
- [Section 4.10, “DSD and PCM Mixing”](#)
- [Section 4.11, “Standard Interrupts”](#)
- [Section 4.12, “Control Port Operation”](#)
- [Section 4.13, “Programmable Filter”](#)

### 4.1 Overview

#### 4.1.1 Analog Outputs

The analog output block includes separate pseudodifferential output. An on-chip inverting charge pump creates a positive and negative voltage equal to the input, allowing an adaptable, full-scale output swing centered around ground. The resulting internal supply can be  $\pm V_{CP}$ , or  $\pm VP\_LDO$  (either  $\pm 3.0$  V with  $HV\_EN = 1$  or  $\pm 2.6$  V with  $HV\_EN = 0$ ).

#### 4.1.2 Headphone Detection

The CS43198 detects the presence of a headphone and notifies the application processor to wake up through an interrupt event.

#### 4.1.3 Audio Interfaces and Supported Formats

There are two serial input ports on the CS43198, the audio serial port (ASP) and the auxiliary serial port (XSP). The ASP on the CS43198 supports I<sup>2</sup>S, TDM, and DoP (DSD over PCM) formats up to a 384-kHz sample rate. The XSP on the CS43198 supports the DoP format up to a 352.8-kHz sample rate.

The CS43198 also has a dedicated DSD interface to support up to a  $256 \cdot F_s$  DSD stream. The DSD interface shares pins with the XSP.

#### 4.1.4 System Clocking

The CS43198 internal MCLK can be sourced from three options:

- Direct MCLK/crystal mode. The internal MCLK is provided through XTI/MCLK pin directly or generated by crystal oscillator.
- PLL mode. A PLL reference CLK is provided by externally through XTI/MCLK. The PLL is configured, and output is used as the internal MCLK.
- RCO mode. An internal RCO is used as the internal MCLK. This mode can support HP detection and I<sup>2</sup>C communication. DAC playback function is not supported.

The clock output is provided for audio applications that require high quality audio rate system clock. This clock output can be sourced from the following two options: