



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

114 dB, 192 kHz 6-Channel D/A Converter

Features

- ◆ Advanced Multi-bit Delta Sigma Architecture
- ◆ 24-bit Conversion
- ◆ Up to 192 kHz Sample Rates
- ◆ 114 dB Dynamic Range
- ◆ -100 dB THD+N
- ◆ Direct Stream Digital® (DSD™) Mode
- ◆ On-chip 50 kHz Filter
- ◆ Matched PCM and DSD Analog Output Levels
- ◆ Selectable Digital Filters
- ◆ Volume Control with 1 dB Step Size and Soft Ramp
- ◆ Low Clock-jitter Sensitivity
- ◆ +5 V Analog Supply, +2.5 V Digital Supply
- ◆ Separate 1.8 to 5 V Logic Supplies for the Control & Serial Ports

Description

The CS4362A is a complete 6-channel digital-to-analog system. This D/A system includes digital de-emphasis, 1 dB step size volume control, ATAPI channel mixing, selectable fast and slow digital interpolation filters followed by an oversampled, multi-bit delta-sigma modulator which includes mismatch shaping technology that eliminates distortion due to capacitor mismatch. Following this stage is a multi-element switched capacitor stage and low-pass filter with differential analog outputs.

The CS4362A also has a proprietary DSD processor which allows for 50 kHz on-chip filtering without an intermediate decimation stage. The CS4362A is available in a 48-pin LQFP package in both Commercial (-40°C to +85°C) and Automotive grades (-40°C to +105°C). The CDB4362A Customer Demonstration board is also available for device evaluation and implementation suggestions. Please see “[Ordering Information](#)” on page 48 for complete details.

The CS4362A accepts PCM data at sample rates from 4 kHz to 216 kHz, DSD audio data, and delivers excellent sound quality. These features are ideal for multi-channel audio systems including SACD players, A/V receivers, digital TV's, mixing consoles, effects processors, sound cards, and automotive audio systems.




TABLE OF CONTENTS

1. PIN DESCRIPTION	6
2. CHARACTERISTICS AND SPECIFICATIONS	8
RECOMMENDED OPERATING CONDITIONS	8
ABSOLUTE MAXIMUM RATINGS	8
DAC ANALOG CHARACTERISTICS - COMMERCIAL (-CQZ)	9
DAC ANALOG CHARACTERISTICS - AUTOMOTIVE (-DQZ)	10
POWER AND THERMAL CHARACTERISTICS	11
COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE	12
COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE	13
DSD COMBINED DIGITAL & ON-CHIP ANALOG FILTER RESPONSE	13
DIGITAL CHARACTERISTICS	14
SWITCHING CHARACTERISTICS - PCM	15
SWITCHING CHARACTERISTICS - DSD	16
SWITCHING CHARACTERISTICS - CONTROL PORT - I ² C FORMAT	17
SWITCHING CHARACTERISTICS - CONTROL PORT - SPI FORMAT	18
3. TYPICAL CONNECTION DIAGRAM	19
4. APPLICATIONS	21
4.1 Master Clock	21
4.2 Mode Select	21
4.3 Digital Interface Formats	23
4.4 Oversampling Modes	24
4.5 Interpolation Filter	24
4.6 De-emphasis	24
4.7 ATAPI Specification	25
4.8 Direct Stream Digital (DSD) Mode	26
4.9 Grounding and Power Supply Arrangements	26
4.9.1 Capacitor Placement	26
4.10 Analog Output and Filtering	26
4.11 Mute Control	27
4.12 Recommended Power-Up Sequence	28
4.12.1 Hardware Mode	28
4.12.2 Software Mode	28
4.13 Recommended Procedure for Switching Operational Modes	29
4.14 Control Port Interface	29
4.14.1 MAP Auto Increment	29
4.14.2 I ² C Mode	29
4.14.2.1 I ² C Write	29
4.14.2.2 I ² C Read	30
4.14.3 SPI Mode	30
4.14.3.1 SPI Write	30
4.15 Memory Address Pointer (MAP)	31
4.16 INCR (Auto Map Increment Enable)	31
4.16.1 MAP4-0 (Memory Address Pointer)	31
5. REGISTER QUICK REFERENCE	32
6. REGISTER DESCRIPTION	33
6.1 Mode Control 1 (Address 01h)	33
6.1.1 Control Port Enable (CPEN)	33
6.1.2 Freeze Controls (FREEZE)	33
6.1.3 Master Clock Divide Enable (MCLKDIV)	33
6.1.4 DAC Pair Disable (DACx_DIS)	33
6.1.5 Power Down (PDN)	34
6.2 Mode Control 2 (Address 02h)	34

6.2.1 Digital Interface Format (DIF)	34
6.3 Mode Control 3 (Address 03h)	35
6.3.1 Soft Ramp and Zero Cross Control (SZC)	35
6.3.2 Single Volume Control (SNGLVOL)	36
6.3.3 Soft Volume Ramp-Up After Error (RMP_UP)	36
6.3.4 Mutec Polarity (MUTEC+/-)	36
6.3.5 Auto-Mute (AMUTE)	36
6.3.6 Mute Pin Control (MUTEC1, MUTEC0)	37
6.4 Filter Control (Address 04h)	37
6.4.1 Interpolation Filter Select (FILT_SEL)	37
6.4.2 De-Emphasis Control (DEM)	37
6.4.3 Soft Ramp-Down Before Filter Mode Change (RMP_DN)	37
6.5 Invert Control (Address 05h)	38
6.5.1 Invert Signal Polarity (Inv_Xx)	38
6.6 Mixing Control Pair 1 (Channels A1 & B1)(Address 06h)	
Mixing Control Pair 2 (Channels A2 & B2)(Address 09h)	
Mixing Control Pair 3 (Channels A3 & B3)(Address 0Ch)	38
6.6.1 Channel A Volume = Channel B Volume (A=B)	38
6.6.2 ATAPI Channel Mixing and Muting (ATAPI)	39
6.6.3 Functional Mode (FM)	40
6.7 Volume Control (Addresses 07h, 08h, 0Ah, 0Bh, 0Dh, 0Eh)	40
6.7.1 Mute (MUTE)	40
6.7.2 Volume Control (XX_VOL)	41
6.8 Chip Revision (Address 12h)	41
6.8.1 Part Number ID (PART) [Read Only]	41
6.8.2 Revision ID (REV) [Read Only]	41
7. FILTER PLOTS	42
8. PARAMETER DEFINITIONS	46
9. PACKAGE DIMENSIONS	47
10. ORDERING INFORMATION	48
11. REFERENCES	48
12. REVISION HISTORY	49


LIST OF FIGURES

Figure 1.Serial Audio Interface Timing	15
Figure 2.Direct Stream Digital - Serial Audio Input Timing	16
Figure 3.Control Port Timing - I ² C Format	17
Figure 4.Control Port Timing - SPI Format	18
Figure 5.Typical Connection Diagram, Software Mode	19
Figure 6.Typical Connection Diagram, Hardware Mode	20
Figure 7.Format 0 - Left-Justified up to 24-bit Data	23
Figure 8.Format 1 - I ² S up to 24-bit Data	23
Figure 9.Format 2 - Right-Justified 16-bit Data	23
Figure 10.Format 3 - Right-Justified 24-bit Data	23
Figure 11.Format 4 - Right-Justified 20-bit Data	24
Figure 12.Format 5 - Right-Justified 18-bit Data	24
Figure 13.De-Emphasis Curve	25
Figure 14.ATAPI Block Diagram (x = channel pair 1, 2, or 3)	25
Figure 15.Full-Scale Output	27
Figure 16.Recommended Output Filter	27
Figure 17.Recommended Mute Circuitry	28
Figure 18.Control Port Timing, I ² C Mode	30
Figure 19.Control Port Timing, SPI Mode	31
Figure 20.Single-Speed (fast) Stopband Rejection	42
Figure 21.Single-Speed (fast) Transition Band	42
Figure 22.Single-Speed (fast) Transition Band (detail)	42
Figure 23.Single-Speed (fast) Passband Ripple	42
Figure 24.Single-Speed (slow) Stopband Rejection	42
Figure 25.Single-Speed (slow) Transition Band	42
Figure 26.Single-Speed (slow) Transition Band (detail)	43
Figure 27.Single-Speed (slow) Passband Ripple	43
Figure 28.Double-Speed (fast) Stopband Rejection	43
Figure 29.Double-Speed (fast) Transition Band	43
Figure 30.Double-Speed (fast) Transition Band (detail)	43
Figure 31.Double-Speed (fast) Passband Ripple	43
Figure 32.Double-Speed (slow) Stopband Rejection	44
Figure 33.Double-Speed (slow) Transition Band	44
Figure 34.Double-Speed (slow) Transition Band (detail)	44
Figure 35.Double-Speed (slow) Passband Ripple	44
Figure 36.Quad-Speed (fast) Stopband Rejection	44
Figure 37.Quad-Speed (fast) Transition Band	44
Figure 38.Quad-Speed (fast) Transition Band (detail)	45
Figure 39.Quad-Speed (fast) Passband Ripple	45
Figure 40.Quad-Speed (slow) Stopband Rejection	45
Figure 41.Quad-Speed (slow) Transition Band	45
Figure 42.Quad-Speed (slow) Transition Band (detail)	45
Figure 43.Quad-Speed (slow) Passband Ripple	45

LIST OF TABLES

Table 1. Common Clock Frequencies	21
Table 2. Digital Interface Format, Stand-Alone Mode Options	22
Table 3. Mode Selection, Stand-Alone Mode Options	22
Table 4. Direct Stream Digital (DSD), Stand-Alone Mode Options	22
Table 5. Digital Interface Formats - PCM Mode	34
Table 6. Digital Interface Formats - DSD Mode	35
Table 7. ATAPI Decode	39
Table 8. Example Digital Volume Settings	41

1. PIN DESCRIPTION



Pin Name	#	Pin Description
VD	4	Digital Power (Input) - Positive power supply for the digital section. Refer to the Recommended Operating Conditions for appropriate voltages.
GND	5,31	Ground (Input) - Ground reference. Should be connected to analog ground.
MCLK	6	Master Clock (Input) - Clock source for the delta-sigma modulator and digital filters. Table 1 illustrates several standard audio sample rates and the required master clock frequencies.
LRCK	7	Left Right Clock (Input) - Determines which channel, Left or Right, is currently active on the serial audio data line. The frequency of the left/right clock must be at the audio sample rate, F_s .
SDIN1	8	
SDIN2	11	Serial Data Input (Input) - Input for two's complement serial audio data.
SDIN3	13	
SCLK	9	Serial Clock (Input) - Serial clocks for the serial audio interface.
TST	10,12 14,44 45	Test - These pins need to be tied to analog ground.
RST	19	Reset (Input) - The device enters a low power mode and all internal registers are reset to their default settings when low.
VA	32	Analog Power (Input) - Positive power supply for the analog section. Refer to the Recommended Operating Conditions for appropriate voltages.
VLS	43	Serial Audio Interface Power (Input) - Determines the required signal level for the serial audio interface. Refer to the Recommended Operating Conditions for appropriate voltages.
VLC	18	Control Port Power (Input) - Determines the required signal level for the control port and hardware mode configuration pins. Refer to the Recommended Operating Conditions for appropriate voltages.

Pin Name	#	Pin Description
VQ	21	Quiescent Voltage (Output) - Filter connection for internal quiescent voltage. VQ must be capacitively coupled to analog ground, as shown in the Typical Connection Diagram. The nominal voltage level is specified in the Analog Characteristics and Specifications section. VQ presents an appreciable source impedance and any current drawn from this pin will alter device performance. However, VQ can be used to bias the analog circuitry assuming there is no AC signal component and the DC current is less than the maximum specified in the Analog Characteristics and Specifications section.
FILT+	20	Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling circuits. Requires the capacitive decoupling to analog ground as shown in the Typical Connection Diagram.
AOUTA1 +,-	39,40	
AOUTB1 +,-	38,37	
AOUTA2 +,-	35,36	Differential Analog Output (Output) - The full-scale differential analog output level is specified in the Analog Characteristics specification table.
AOUTB2 +,-	34,33	
AOUTA3 +,-	29,30	
AOUTB3 +,-	28,27	
MUTEC1	41	
MUTEC2	26	
MUTEC3	25	
MUTEC4	24	
MUTEC5	23	
MUTEC6	22	
Hardware Mode Definitions		
M0	17	
M2	16	
M3	15	
	42	Mode Selection (Input) - Determines the operational mode of the device as detailed in Table 6 and Table 7 .
Software Mode Definitions		
SCL/CCLK	15	Serial Control Port Clock (Input) - Serial clock for the serial control port. Requires an external pull-up resistor to the logic interface voltage in I ² C® Mode as shown in the Typical Connection Diagram.
SDA/CDIN	16	Serial Control Port Data (Input/Output) - SDA is a data I/O line in I ² C Mode and is open drain, requiring an external pull-up resistor to the logic interface voltage, as shown in the Typical Connection Diagram; CDIN is the input data line for the control port interface in SPI™ mode.
AD0/CS	17	Address Bit 0 (C) / Control Port Chip Select (SPI) (Input) - AD0 is a chip address pin in I ² C Mode; CS is the chip select signal for SPI mode.
DSD Definitions		
DSDA1	3	
DSDB1	2	
DSDA2	1	
DSDB2	48	Direct Stream Digital Input (Input) - Input for Direct Stream Digital serial audio data.
DSDA3	47	
DSDB3	46	
DSD_SCLK	42	DSD Serial Clock (Input) - Serial clock for the Direct Stream Digital serial audio interface.
DSD_EN	7	DSD Enable (Input) - When held at logic '1', the device will enter DSD Mode (Stand-Alone Mode only).

2. CHARACTERISTICS AND SPECIFICATIONS

RECOMMENDED OPERATING CONDITIONS

(GND = 0 V; all voltages with respect to ground.)

Parameters	Symbol	Min	Typ	Max	Units
DC Power Supply					
Analog Power	VA	4.75	5.0	5.25	V
Digital Internal Power	VD	2.37	2.5	2.63	V
Serial Data Port Interface Power	VLS	1.71	5.0	5.25	V
Control Port Interface Power	VLC	1.71	5.0	5.25	V
Ambient Operating Temperature (power applied)					
Commercial Grade (-CQZ)	T _A	-40	-	+85	°C
Automotive Grade (-DQZ)		-40	-	+105	°C

ABSOLUTE MAXIMUM RATINGS

(GND = 0 V; all voltages with respect to ground.)

Parameters	Symbol	Min	Max	Units
DC Power Supply				
Analog Power	VA	-0.3	6.0	V
Digital Internal Power	VD	-0.3	3.2	V
Serial Data Port Interface Power	VLS	-0.3	6.0	V
Control Port Interface Power	VLC	-0.3	6.0	V
Input Current	I _{in}	-	±10	mA
Digital Input Voltage				
Serial Data Port Interface	V _{IND-S}	-0.3	VLS+ 0.4	V
Control Port Interface	V _{IND-C}	-0.3	VLC+ 0.4	V
Ambient Operating Temperature (power applied)	T _{op}	-55	125	°C
Storage Temperature	T _{stg}	-65	150	°C

WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

DAC ANALOG CHARACTERISTICS - COMMERCIAL (-CQZ)

Test Conditions (unless otherwise specified): $V_A = V_{LS} = V_{LC} = 5\text{ V}$; $V_D = 2.5\text{ V}$; $T_A = 25^\circ\text{C}$; Full-Scale 997 Hz input sine wave (Note 1); Tested under max ac-load resistance; Valid with FILT+ and VQ capacitors as shown in "Typical Connection Diagram" on page 19; Measurement Bandwidth 10 Hz to 20 kHz.

Parameters	Symbol	Min	Typ	Max	Unit
FS = 48 kHz, 96 kHz, 192 kHz and DSD					
Dynamic Range				-	dB
24-bit A-weighted		108	114	-	dB
Unweighted		105	111	-	dB
16-bit A-weighted		-	97	-	dB
(Note 2) Unweighted		-	94	-	dB
Total Harmonic Distortion + Noise				-	dB
24-bit		-	-100	-94	dB
0 dB		-	-91	-	dB
-20 dB		-	-51	-45	dB
-60 dB	THD+N	-	-94	-	dB
(Note 2) 16-bit		-	-74	-	dB
0 dB		-	-34	-	dB
-20 dB		-	-	-	dB
-60 dB		-	-	-	dB
Idle Channel Noise / Signal-to-noise Ratio		-	114	-	dB
Interchannel Isolation	(1 kHz)	-	110	-	dB
DC Accuracy					
Interchannel Gain Mismatch		-	0.1	-	dB
Gain Drift		-	100	-	ppm/ $^\circ\text{C}$
Analog Output					
Full-scale Differential Output Voltage	V_{FS}	$128\% \cdot V_A$	$132\% \cdot V_A$	$136\% \cdot V_A$	V _{pp}
Output Impedance	(Note 3) Z_{OUT}	-	130	-	Ω
Max DC Current Draw From an AOUT Pin	I_{OUTmax}	-	1.0	-	mA
Min AC-load Resistance	R_L	-	3	-	k Ω
Max Load Capacitance	C_L	-	100	-	pF
Quiescent Voltage	V_Q	-	$50\% \cdot V_A$	-	V _{DC}
Max Current draw from V_Q	I_{QMAX}	-	10	-	μA

Notes:

- One-half LSB of triangular PDF dither is added to data.
- Performance limited by 16-bit quantization noise.
- V_{FS} is tested under load R_L and includes attenuation due to Z_{OUT}

DAC ANALOG CHARACTERISTICS - AUTOMOTIVE (-DQZ)

Test Conditions (unless otherwise specified): VA = 4.75 to 5.25 V; VLS = 1.71 to 5.25 V; VLC = 1.71 to 5.25 V; VD = 2.37 to 2.63 V; TA = -40°C to 85°C; Full-Scale 997 Hz input sine wave ([Note 1](#)); Tested under max ac-load resistance; Valid with FILT+ and VQ capacitors as shown in “[Typical Connection Diagram](#)” on page 19; Measurement Bandwidth 10 Hz to 20 kHz.

Parameters	Symbol	Min	Typ	Max	Unit
FS = 48 kHz, 96 kHz, 192 kHz and DSD					
Dynamic Range					
24-bit	A-weighted	105	114	-	dB
	Unweighted	102	111	-	dB
16-bit	A-weighted	-	97	-	dB
	(Note 2) Unweighted	-	94	-	dB
Total Harmonic Distortion + Noise	24-bit				
	0 dB	-	-100	-91	dB
	-20 dB	-	-91	-	dB
	-60 dB	THD+N	-51	-42	dB
	(Note 2) 16-bit				
	0 dB	-	-94	-	dB
	-20 dB	-	-74	-	dB
	-60 dB	-	-34	-	dB
Idle Channel Noise / Signal-to-noise Ratio		-	114	-	dB
Interchannel Isolation	(1 kHz)	-	110	-	dB
DC Accuracy					
Interchannel Gain Mismatch		-	0.1	-	dB
Gain Drift		-	100	-	ppm/°C
Analog Output					
Full-scale Differential Output Voltage	V _{FS}	128%•V _A	132%•V _A	136%•V _A	V _{pp}
Output Impedance	(Note 3)	Z _{OUT}	-	130	-
Max DC Current Draw From an AOUT Pin	I _{OUTmax}	-	1.0	-	mA
Min AC-load Resistance	R _L	-	3	-	kΩ
Max Load Capacitance	C _L	-	100	-	pF
Quiescent Voltage	V _Q	-	50%•V _A	-	V _{DC}
Max Current draw from V _Q	I _{QMAX}	-	10	-	μA

POWER AND THERMAL CHARACTERISTICS

Parameters	Symbol	Min	Typ	Max	Units
Power Supplies					
Power Supply Current <i>(Note 4)</i>	I_A I_D	- -	60 16	65 22	mA mA
Normal Operation, VA= 5 V VD= 2.5 V <i>(Note 5)</i> Interface Current, VLC=5 V VLS=5 V <i>(Note 6)</i> Power-down State (all supplies)	I_{LC} I_{LS} I_{pd}	- - -	2 84 200	- - -	μA μA μA
Power Dissipation <i>(Note 4)</i>	VA = 5 V, VD = 2.5 V Normal Operation <i>(Note 6)</i> Power-down		- -	340 1	390 - mW mW
Package Thermal Resistance	Multi-layer Two-layer	θ_{JA} θ_{JA} θ_{JC}	- - -	48 65 15	- - $^{\circ}C/Watt$ $^{\circ}C/Watt$ $^{\circ}C/Watt$
Power Supply Rejection Ratio <i>(Note 7)</i>	(1 kHz) (60 Hz)	PSRR	- -	60 40	- - dB dB

Notes:

4. Current consumption increases with increasing FS within a given speed mode and is signal-dependent. Max values are based on highest FS and highest MCLK.
5. I_{LC} measured with no external loading on the SDA pin.
6. Power-down Mode is defined as \overline{RST} pin = Low with all clock and data lines held static.
7. Valid with the recommended capacitor values on FILT+ and VQ as shown in [Figure 5](#) and [Figure 6](#).

COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE

The filter characteristics have been normalized to the sample rate (F_s) and can be referenced to the desired sample rate by multiplying the given characteristic by F_s .

See [Note 12](#).

Parameter	Fast Roll-Off			Unit
	Min	Typ	Max	
Combined Digital and On-chip Analog Filter Response - Single-Speed Mode - 48 kHz				
Passband (Note 9)	to -0.01 dB corner	0	-	.454
	to -3 dB corner	0	-	.499
Frequency Response	10 Hz to 20 kHz	-0.01	-	+0.01
Stop Band		0.547	-	-
Stop-band Attenuation	(Note 10)	102	-	-
Group Delay		-	10.4/ F_s	s
De-emphasis Error (Note 11)	$F_s = 32$ kHz	-	-	± 0.23
(Relative to 1 kHz)	$F_s = 44.1$ kHz	-	-	± 0.14
	$F_s = 48$ kHz	-	-	± 0.09
Combined Digital and On-chip Analog Filter Response - Double-Speed Mode - 96 kHz				
Passband (Note 9)	to -0.01 dB corner	0	-	.430
	to -3 dB corner	0	-	.499
Frequency Response	10 Hz to 20 kHz	-0.01	-	+0.01
Stop Band		.583	-	-
Stop-band Attenuation	(Note 10)	80	-	-
Group Delay		-	6.15/ F_s	s
Combined Digital and On-chip Analog Filter Response - Quad-Speed Mode - 192 kHz				
Passband (Note 9)	to -0.01 dB corner	0	-	.105
	to -3 dB corner	0	-	.490
Frequency Response	10 Hz to 20 kHz	-0.01	-	+0.01
Stop Band		.635	-	-
Stop-band Attenuation	(Note 10)	90	-	-
Group Delay		-	7.1/ F_s	s

Notes:

8. Slow roll-off interpolation filter is only available in Software Mode.
9. Response is clock-dependent and will scale with F_s .
10. For Single-Speed Mode, the Measurement Bandwidth is from stopband to 3 F_s .
For Double-Speed Mode, the Measurement Bandwidth is from stopband to 3 F_s .
For Quad-Speed Mode, the Measurement Bandwidth is from stopband to 1.34 F_s .
11. De-emphasis is available only in Single-Speed Mode; only 44.1 kHz De-emphasis is available in Hardware Mode.
12. Amplitude vs. Frequency plots of this data are available in [Section 7. “Filter Plots” on page 42](#).

COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE

(CONTINUED)

Parameter	Slow Roll-Off (Note 8)			Unit
	Min	Typ	Max	
Single-Speed Mode - 48 kHz				
Passband (Note 9)	to -0.01 dB corner	0	-	0.417
	to -3 dB corner	0	-	0.499
Frequency Response	10 Hz to 20 kHz	-0.01	-	+0.01
Stop Band		.583	-	-
Stop-band Attenuation	(Note 10)	64	-	-
Group Delay		-	7.8/Fs	-
De-emphasis Error (Note 11)	Fs = 32 kHz	-	-	±0.36
(Relative to 1 kHz)	Fs = 44.1 kHz	-	-	±0.21
	Fs = 48 kHz	-	-	±0.14
Double-Speed Mode - 96 kHz				
Passband (Note 9)	to -0.01 dB corner	0	-	.296
	to -3 dB corner	0	-	.499
Frequency Response	10 Hz to 20 kHz	-0.01	-	+0.01
Stop Band		.792	-	-
Stop-band Attenuation	(Note 10)	70	-	-
Group Delay		-	5.4/Fs	-
Quad-Speed Mode - 192 kHz				
Passband (Note 9)	to -0.01 dB corner	0	-	.104
	to -3 dB corner	0	-	.481
Frequency Response	10 Hz to 20 kHz	-0.01	-	+0.01
Stop Band		.868	-	-
Stop-band Attenuation	(Note 10)	75	-	-
Group Delay		-	6.6/Fs	-

DSD COMBINED DIGITAL & ON-CHIP ANALOG FILTER RESPONSE

Parameter	Min	Typ	Max	Unit
DSD Processor mode				
Passband (Note 9)	to -3 dB corner	0	-	50
Frequency Response	10 Hz to 20 kHz	-0.05	-	+0.05
Roll-off		27	-	-
				dB/Oct

DIGITAL CHARACTERISTICS

Parameters	Symbol	Min	Typ	Max	Units
Input Leakage Current (Note 13)	I_{in}	-	-	± 10	μA
Input Capacitance		-	8	-	pF
High-level Input Voltage Serial I/O Control I/O	V_{IH} V_{IH}	70% 70%	- -	- -	V_{LS} V_{LC}
Low-level Input Voltage Serial I/O Control I/O	V_{IL} V_{IL}	- -	- -	30% 30%	V_{LS} V_{LC}
Low-level Output Voltage ($I_{OL} = -1.2$ mA) Control I/O = 3.3 V, 5 V Control I/O = 1.8 V, 2.5 V	V_{OL} V_{OL}	- -	- -	20% 25%	V_{LC} V_{LC}
Maximum MUTEC Drive Current	I_{max}	-	3	-	mA
MUTEC High-level Output Voltage	V_{OH}	-	VA	-	V
MUTEC Low-level Output Voltage	V_{OL}	-	0	-	V

13. Any pin except supplies. Transient currents of up to ± 100 mA on the input pins will not cause SCR latch-up.

SWITCHING CHARACTERISTICS - PCM

(Inputs: Logic 0 = GND, Logic 1 = VLS, $C_L = 30 \text{ pF}$)

Parameters	Symbol	Min	Max	Units
RST pin Low Pulse Width	(Note 14)	1	-	ms
MCLK Frequency		1.024	55.2	MHz
MCLK Duty Cycle	(Note 15)	45	55	%
Input Sample Rate - LRCK				
Single-speed Mode	F_s	4	54	kHz
Double-speed Mode	F_s	50	108	kHz
Quad-speed Mode	F_s	100	216	kHz
LRCK Duty Cycle		45	55	%
SCLK Duty Cycle		45	55	%
SCLK High Time	t_{sckh}	8	-	ns
SCLK Low Time	t_{sckl}	8	-	ns
LRCK Edge to SCLK rising edge	t_{lcks}	5	-	ns
SDIN Setup Time before SCLK rising edge	t_{ds}	3	-	ns
SDIN Hold Time after SCLK rising edge	t_{dh}	5	-	ns

Notes:

14. After powering up, $\overline{\text{RST}}$ should be held low until after the power supplies and clocks are settled.
15. See [Table 1 on page 21](#) for suggested MCLK frequencies.




Figure 1. Serial Audio Interface Timing

SWITCHING CHARACTERISTICS - DSD

(Logic 0 = AGND = DGND; Logic 1 = VLS; $C_L = 20 \text{ pF}$)

Parameter	Symbol	Min	Typ	Max	Unit
MCLK Duty Cycle		40	-	60	%
DSD_SCLK Pulse Width Low	t_{sclkl}	160	-	-	ns
DSD_SCLK Pulse Width High	t_{sclkh}	160	-	-	ns
DSD_SCLK Frequency (64x Oversampled) (128x Oversampled)		1.024 2.048	-	3.2 6.4	MHz MHz
DSD_A / _B valid to DSD_SCLK rising setup time	t_{sdtrs}	20	-	-	ns
DSD_SCLK rising to DSD_A or DSD_B hold time	t_{sdh}	20	-	-	ns




Figure 2. Direct Stream Digital - Serial Audio Input Timing

SWITCHING CHARACTERISTICS - CONTROL PORT - I²C FORMAT

(Inputs: Logic 0 = GND, Logic 1 = VLC, C_L = 30 pF)

Parameter	Symbol	Min	Max	Unit
SCL Clock Frequency	f _{scl}	-	100	kHz
RST Rising Edge to Start	t _{irs}	500	-	ns
Bus Free Time Between Transmissions	t _{buf}	4.7	-	μs
Start Condition Hold Time (prior to first clock pulse)	t _{hdst}	4.0	-	μs
Clock Low time	t _{low}	4.7	-	μs
Clock High Time	t _{high}	4.0	-	μs
Setup Time for Repeated Start Condition	t _{sust}	4.7	-	μs
SDA Hold Time from SCL Falling	(Note 16) t _{hdd}	0	-	μs
SDA Setup time to SCL Rising	t _{sud}	250	-	ns
Rise Time of SCL and SDA	t _{rc} , t _{rc}	-	1	μs
Fall Time SCL and SDA	t _{fc} , t _{fc}	-	300	ns
Setup Time for Stop Condition	t _{susp}	4.7	-	μs
Acknowledge Delay from SCL Falling	t _{ack}	300	1000	ns

Notes:

16. Data must be held for sufficient time to bridge the transition time, t_{fc}, of SCL.




Figure 3. Control Port Timing - I²C Format

SWITCHING CHARACTERISTICS - CONTROL PORT - SPI FORMAT

(Inputs: Logic 0 = GND, Logic 1 = VLC, $C_L = 30 \text{ pF}$)

Parameter	Symbol	Min	Max	Unit	
CCLK Clock Frequency	f_{sclk}	-	6	MHz	
RST Rising Edge to CS Falling	t_{srs}	500	-	ns	
CCLK Edge to $\overline{\text{CS}}$ Falling	(Note 17)	t_{spi}	500	-	ns
CS High Time Between Transmissions	t_{csh}	1.0	-	μs	
CS Falling to CCLK Edge	t_{css}	20	-	ns	
CCLK Low Time	t_{scl}	66	-	ns	
CCLK High Time	t_{sch}	66	-	ns	
CDIN to CCLK Rising Setup Time	t_{dsu}	40	-	ns	
CCLK Rising to DATA Hold Time	(Note 18)	t_{dh}	15	-	ns
Rise Time of CCLK and CDIN	(Note 19)	t_{r2}	-	100	ns
Fall Time of CCLK and CDIN	(Note 19)	t_{f2}	-	100	ns

Notes:

17. t_{spi} only needed before first falling edge of $\overline{\text{CS}}$ after $\overline{\text{RST}}$ rising edge. $t_{spi} = 0$ at all other times.
18. Data must be held for sufficient time to bridge the transition time of CCLK.
19. For $F_{SCK} < 1 \text{ MHz}$.




Figure 4. Control Port Timing - SPI Format

3. TYPICAL CONNECTION DIAGRAM




Figure 5. Typical Connection Diagram, Software Mode




Figure 6. Typical Connection Diagram, Hardware Mode

4. APPLICATIONS

The CS4362A serially accepts two's-complement formatted PCM data at standard audio sample rates including 48, 44.1, and 32 kHz in SSM, 96, 88.2, and 64 kHz in DSM, and 192, 176.4, and 128 kHz in QSM. Audio data is input via the serial data input pins (SDINx). The Left/Right Clock (LRCK) determines which channel is currently being input on SDINx, and the Serial Clock (SCLK) clocks audio data into the input data buffer.

The CS4362A can be configured in Hardware Mode by the M0, M1, M2, M3, and DSD_EN pins and in Software Mode through I²C or SPI.

4.1 Master Clock

MCLK/LRCK must be an integer ratio as shown in [Table 1](#). The LRCK frequency is equal to F_s, the frequency at which words for each channel are input to the device. The MCLK-to-LRCK frequency ratio is detected automatically during the initialization sequence by counting the number of MCLK transitions during a single LRCK period. Internal dividers are then set to generate the proper internal clocks. [Table 1](#) illustrates several standard audio sample rates and the required MCLK and LRCK frequencies. Please note there is no required phase relationship, but MCLK, LRCK, and SCLK must be synchronous.

Speed Mode (sample-rate range)	Sample Rate (kHz)	MCLK (MHz)				Software Mode Only
MCLK Ratio		256x	384x	512x	768x	1024x*
Single-Speed (4 to 50 kHz)	32	8.1920	12.2880	16.3840	24.5760	32.7680
	44.1	11.2896	16.9344	22.5792	33.8688	45.1584
	48	12.2880	18.4320	24.5760	36.8640	49.1520
MCLK Ratio		128x	192x	256x	384x	512x*
Double-Speed (50 to 100 kHz)	64	8.1920	12.2880	16.3840	24.5760	32.7680
	88.2	11.2896	16.9344	22.5792	33.8688	45.1584
	96	12.2880	18.4320	24.5760	36.8640	49.1520
MCLK Ratio		64x	96x	128x	192x	256x*
Quad-Speed (100 to 200 kHz)	176.4	11.2896	16.9344	22.5792	33.8688	45.1584
	192	12.2880	18.4320	24.5760	36.8640	49.1520

Note: These modes are only available in Software Mode by setting the MCLKDIV bit = 1.

Table 1. Common Clock Frequencies

4.2 Mode Select

In Hardware Mode, operation is determined by the Mode Select pins. The states of these pins are continually scanned for any changes; however, the mode should only be changed while the device is in reset (RST pin low) to ensure proper switching from one mode to another. These pins require connection to supply or ground as outlined in [Figure 6](#). VLC supplies M0, M1, and M2. VLS supplies M3 and DSD_EN. [Tables 2 - 4](#) show the decode of these pins.

In Software Mode, the operational mode and data format are set in the FM and DIF registers. See “[Digital Interface Format \(DIF\)](#)” on page 34 and “[Functional Mode \(FM\)](#)” on page 40.

M1 (DIF1)	M0 (DIF0)	DESCRIPTION	FORMAT	FIGURE
0	0	Left-justified, up to 24-bit data	0	Figure 7
0	1	I ² S, up to 24-bit data	1	Figure 8
1	0	Right-justified, 16-bit Data	2	Figure 9
1	1	Right-justified, 24-bit Data	3	Figure 10

Table 2. Digital Interface Format, Stand-Alone Mode Options

M3	M2 (DEM)	DESCRIPTION
0	0	Single-speed without De-emphasis (4 to 50 kHz sample rates)
0	1	Single-speed with 44.1 kHz De-Emphasis; see Figure 13
1	0	Double-speed (50 to 100 kHz sample rates)
1	1	Quad-speed (100 to 200 kHz sample rates)

Table 3. Mode Selection, Stand-Alone Mode Options

DSD_EN (LRCK)	M2	M1	M0	DESCRIPTION
1	0	0	0	64x oversampled DSD data with a 4x MCLK to DSD data rate
1	0	0	1	64x oversampled DSD data with a 6x MCLK to DSD data rate
1	0	1	0	64x oversampled DSD data with a 8x MCLK to DSD data rate
1	0	1	1	64x oversampled DSD data with a 12x MCLK to DSD data rate
1	1	0	0	128x oversampled DSD data with a 2x MCLK to DSD data rate
1	1	0	1	128x oversampled DSD data with a 3x MCLK to DSD data rate
1	1	1	0	128x oversampled DSD data with a 4x MCLK to DSD data rate
1	1	1	1	128x oversampled DSD data with a 6x MCLK to DSD data rate

Table 4. Direct Stream Digital (DSD), Stand-Alone Mode Options

4.3 Digital Interface Formats

The serial port operates as a slave and supports the I²S, Left-justified, and Right-justified digital interface formats with varying bit depths from 16 to 24 as shown in Figures 7-12. Data is clocked into the DAC on the rising edge.




Figure 7. Format 0 - Left-Justified up to 24-bit Data




Figure 8. Format 1 - I²S up to 24-bit Data




Figure 9. Format 2 - Right-Justified 16-bit Data




Figure 10. Format 3 - Right-Justified 24-bit Data




Figure 11. Format 4 - Right-Justified 20-bit Data




Figure 12. Format 5 - Right-Justified 18-bit Data

4.4 Oversampling Modes

The CS4362A operates in one of three oversampling modes based on the input sample rate. Mode selection is determined by the DSD_EN, M3, and M2 pins in Hardware Mode or the FM bits in Software Mode. Single-speed mode supports input sample rates up to 50 kHz and uses a 128x oversampling ratio. Double-speed Mode supports input sample rates up to 100 kHz and uses an oversampling ratio of 64x. Quad-speed Mode supports input sample rates up to 200 kHz and uses an oversampling ratio of 32x.

4.5 Interpolation Filter

To accommodate the increasingly complex requirements of digital audio systems, the CS4362A incorporates selectable interpolation filters for each mode of operation. A “fast” and a “slow” roll-off filter is available in each of Single, Double, and Quad-Speed modes. These filters have been designed to accommodate a variety of musical tastes and styles. The FILT_SEL bit is used to select which filter is used (see the “[Filter Plots](#)” on page 42 for more details).

When in Hardware Mode, only the “fast” roll-off filter is available.

Filter specifications can be found in [Section 2](#), and filter response plots can be found in [Figures 20 to 43](#).

4.6 De-emphasis

The CS4362A includes on-chip digital de-emphasis filters. The de-emphasis feature is included to accommodate older audio recordings that utilize pre-emphasis equalization as a means of noise reduction. [Figure 13](#) shows the de-emphasis curve. The frequency response of the de-emphasis curve will scale proportionally with changes in sample rate (F_s) if the input sample rate does not match the coefficient which has been selected.

In Software Mode, the required de-emphasis filter coefficients for 32 kHz, 44.1 kHz, or 48 kHz are selected via the de-emphasis control bits.

In Hardware Mode, only the 44.1 kHz coefficient is available (enabled through the M2 pin). If the input sample rate is not 44.1 kHz and de-emphasis has been selected, the corner frequencies of the de-emphasis filter will be scaled by a factor of the actual F_s over 44,100.




Figure 13. De-Emphasis Curve

4.7 ATAPI Specification

The CS4362A implements the channel mixing functions of the ATAPI CD-ROM specification. The ATAPI functions are applied per A-B pair. Refer to [Table 8 on page 41](#) and [Figure 14](#) for additional information.




Figure 14. ATAPI Block Diagram (x = channel pair 1, 2, or 3)