



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

114 dB, 192 kHz 6-Channel D/A Converter

Features

- ◆ Advanced Multi-bit Delta Sigma Architecture
- ◆ 24-bit Conversion
- ◆ Automatic Detection of Sample Rates up to 192 kHz
- ◆ 114 dB Dynamic Range
- ◆ -100 dB THD+N
- ◆ Direct Stream Digital Mode
 - Non-Decimating Volume Control
 - On-Chip 50 kHz Filter
 - Matched PCM and DSD Analog Output Levels
- ◆ Selectable Digital Filters
- ◆ Volume Control with 1/2-dB Step Size and Soft Ramp
- ◆ Low Clock-Jitter Sensitivity
- ◆ +5 V Analog Supply, +2.5 V Digital Supply
- ◆ Separate 1.8 to 5 V Logic Supplies for the Control and Serial Ports

Description

The CS4365 is a complete 6-channel digital-to-analog system. This D/A system includes digital de-emphasis, half-dB step size volume control, ATAPI channel mixing, selectable fast and slow digital interpolation filters followed by an oversampled, multi-bit delta sigma modulator which includes mismatch-shaping technology that eliminates distortion due to capacitor mismatch. Following this stage is a multi-element switched capacitor stage and low-pass filter with differential analog outputs.

The CS4365 also has a proprietary DSD processor which allows for volume control and 50 kHz on-chip filtering without an intermediate decimation stage. It also offers an optional path for direct DSD conversion by directly using the multi-element switched capacitor array.

The CS4365 is available in a 48-pin LQFP package in both Commercial (-40°C to +85°C) and Automotive (-40°C to +105°C) grades. The CDB4365 Customer Demonstration board is also available for device evaluation and implementation suggestions. Please see “[Ordering Information](#)” on page 51 for complete details.

The CS4365 accepts PCM data at sample rates from 4 kHz to 216 kHz, DSD audio data, and delivers excellent sound quality. These features are ideal for multi-channel audio systems, including SACD players, A/V receivers, digital TV's, mixing consoles, effects processors, sound cards, and automotive audio systems.




TABLE OF CONTENTS

1. PIN DESCRIPTION	6
2. CHARACTERISTICS AND SPECIFICATIONS	8
RECOMMENDED OPERATING CONDITIONS	8
ABSOLUTE MAXIMUM RATINGS	8
DAC ANALOG CHARACTERISTICS - COMMERCIAL (-CQZ)	9
DAC ANALOG CHARACTERISTICS - AUTOMOTIVE (-DQZ)	10
POWER AND THERMAL CHARACTERISTICS	11
COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE	12
COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE (CONTINUED)	13
DSD COMBINED DIGITAL & ON-CHIP ANALOG FILTER RESPONSE	13
DIGITAL CHARACTERISTICS	14
SWITCHING CHARACTERISTICS - PCM	15
SWITCHING CHARACTERISTICS - DSD	16
SWITCHING CHARACTERISTICS - CONTROL PORT - I ² C FORMAT	17
SWITCHING CHARACTERISTICS - CONTROL PORT - SPI FORMAT	18
3. TYPICAL CONNECTION DIAGRAM	19
4. APPLICATIONS	21
4.1 Master Clock	21
4.2 Mode Select	22
4.3 Digital Interface Formats	23
4.3.1 OLM #1	24
4.3.2 OLM #2	24
4.4 Oversampling Modes	24
4.5 Interpolation Filter	25
4.6 De-Emphasis	25
4.7 ATAPI Specification	26
4.8 Direct Stream Digital (DSD) Mode	26
4.9 Grounding and Power Supply Arrangements	27
4.9.1 Capacitor Placement	27
4.10 Analog Output and Filtering	28
4.11 The MUTEC Outputs	29
4.12 Recommended Power-Up Sequence	29
4.12.1 Hardware Mode	29
4.12.2 Software Mode	30
4.13 Recommended Procedure for Switching Operational Modes	30
4.14 Control Port Interface	30
4.14.1 MAP Auto Increment	30
4.14.2 I ² C Mode	30
4.14.2.1 I ² C Write	31
4.14.2.2 I ² C Read	31
4.14.3 SPI Mode	32
4.14.3.1 SPI Write	32
4.15 Memory Address Pointer (MAP)	32
4.15.1 INCR (Auto Map Increment Enable)	32
4.15.2 MAP4-0 (Memory Address Pointer)	32
5. REGISTER QUICK REFERENCE	33
6. REGISTER DESCRIPTION	34
6.1 Chip Revision (address 01h)	34
6.1.1 Part Number ID (PART) [Read Only]	34
6.2 Mode Control 1 (address 02h)	34
6.2.1 Control Port Enable (CPEN)	34
6.2.2 Freeze Controls (FREEZE)	34

6.2.3 PCM/DSD Selection (DSD/PCM)	35
6.2.4 DAC Pair Disable (DACx_DIS)	35
6.2.5 Power Down (PDN)	35
6.3 PCM Control (address 03h)	35
6.3.1 Digital Interface Format (DIF)	35
6.3.2 Functional Mode (FM)	36
6.4 DSD Control (address 04h)	36
6.4.1 DSD Mode Digital Interface Format (DSD_DIF)	36
6.4.2 Direct DSD Conversion (DIR_DSD)	37
6.4.3 Static DSD Detect (STATIC_DSD)	37
6.4.4 Invalid DSD Detect (INVALID_DSD)	37
6.4.5 DSD Phase Modulation Mode Select (DSD_PM_MODE)	37
6.4.6 DSD Phase Modulation Mode Enable (DSD_PM_EN)	37
6.5 Filter Control (address 05h)	38
6.5.1 Interpolation Filter Select (FILT_SEL)	38
6.6 Invert Control (address 06h)	38
6.6.1 Invert Signal Polarity (Inv_xx)	38
6.7 Group Control (address 07h)	38
6.7.1 Mute Pin Control (MUTEC1, MUTEC0)	38
6.7.2 Channel A Volume = Channel B Volume (Px_A=B)	39
6.7.3 Single Volume Control (SNGLVOL)	39
6.8 Ramp and Mute (address 08h)	39
6.8.1 Soft Ramp and Zero Cross CONTROL (SZC)	39
6.8.2 Soft Volume Ramp-Up after Error (RMP_UP)	40
6.8.3 Soft Ramp-Down before Filter Mode Change (RMP_DN)	40
6.8.4 PCM Auto-Mute (PAMUTE)	40
6.8.5 DSD Auto-Mute (DAMUTE)	41
6.8.6 MUTE Polarity and DETECT (MUTEP1:0)	41
6.9 Mute Control (address 09h)	41
6.9.1 Mute (MUTE_xx)	41
6.10 Mixing Control (address 0Ah, 0Dh, 10h, 13h)	42
6.10.1 De-Emphasis Control (PX_DEM1:0)	42
6.10.2 ATAPI Channel Mixing and Muting (ATAPI)	42
6.11 Volume Control (address 0Bh, 0Ch, 0Eh, 0Fh, 11h, 12h)	43
6.11.1 Digital Volume Control (xx_VOL7:0)	43
6.12 PCM Clock Mode (address 16h)	44
6.12.1 Master Clock DIVIDE by 2 ENABLE (MCLKDIV)	44
7. FILTER PLOTS	45
8. PARAMETER DEFINITIONS	49
9. PACKAGE DIMENSIONS	50
10. ORDERING INFORMATION	51
11. REFERENCES	51
12. REVISION HISTORY	51


LIST OF FIGURES

Figure 1.Serial Audio Interface Timing	15
Figure 2.Direct Stream Digital - Serial Audio Input Timing	16
Figure 3.Direct Stream Digital - Serial Audio Input Timing for Phase Modulation Mode	16
Figure 4.Control Port Timing - I ² C Format	17
Figure 5.Control Port Timing - SPI Format	18
Figure 6.Typical Connection Diagram, Software Mode	19
Figure 7.Typical Connection Diagram, Hardware Mode	20
Figure 8.Format 0 - Left-Justified up to 24-bit Data	23
Figure 9.Format 1 - I ² S up to 24-bit Data	23
Figure 10.Format 2 - Right-Justified 16-bit Data	23
Figure 11.Format 3 - Right-Justified 24-bit Data	23
Figure 12.Format 4 - Right-Justified 20-bit Data	23
Figure 13.Format 5 - Right-Justified 18-bit Data	24
Figure 14.Format 8 - One-Line Mode 1	24
Figure 15.Format 9 - One-Line Mode 2	24
Figure 16.De-Emphasis Curve	25
Figure 17.ATAPI Block Diagram (x = channel pair 1, 2, or 3)	26
Figure 18.DSD Phase Modulation Mode Diagram	27
Figure 19.Full-Scale Output	28
Figure 20.Recommended Output Filter	28
Figure 21.Recommended Mute Circuitry	29
Figure 22.Control Port Timing, I ² C Mode	31
Figure 23.Control Port Timing, SPI Mode	32
Figure 24.Single-Speed (fast) Stopband Rejection	45
Figure 25.Single-Speed (fast) Transition Band	45
Figure 26.Single-Speed (fast) Transition Band (detail)	45
Figure 27.Single-Speed (fast) Passband Ripple	45
Figure 28.Single-Speed (slow) Stopband Rejection	45
Figure 29.Single-Speed (slow) Transition Band	45
Figure 30.Single-Speed (slow) Transition Band (detail)	46
Figure 31.Single-Speed (slow) Passband Ripple	46
Figure 32.Double-Speed (fast) Stopband Rejection	46
Figure 33.Double-Speed (fast) Transition Band	46
Figure 34.Double-Speed (fast) Transition Band (detail)	46
Figure 35.Double-Speed (fast) Passband Ripple	46
Figure 36.Double-Speed (slow) Stopband Rejection	47
Figure 37.Double-Speed (slow) Transition Band	47
Figure 38.Double-Speed (slow) Transition Band (detail)	47
Figure 39.Double-Speed (slow) Passband Ripple	47
Figure 40.Quad-Speed (fast) Stopband Rejection	47
Figure 41.Quad-Speed (fast) Transition Band	47
Figure 42.Quad-Speed (fast) Transition Band (detail)	48
Figure 43.Quad-Speed (fast) Passband Ripple	48
Figure 44.Quad-Speed (slow) Stopband Rejection	48
Figure 45.Quad-Speed (slow) Transition Band	48
Figure 46.Quad-Speed (slow) Transition Band (detail)	48
Figure 47.Quad-Speed (slow) Passband Ripple	48

LIST OF TABLES

Table 1. Single-Speed Mode Standard Frequencies	21
Table 2. Double-Speed Mode Standard Frequencies	21
Table 3. Quad-Speed Mode Standard Frequencies	21
Table 4. PCM Digital Interface Format, Hardware Mode Options	22
Table 5. Mode Selection, Hardware Mode Options	22
Table 6. Direct Stream Digital (DSD), Hardware Mode Options	22
Table 7. Digital Interface Formats - PCM Mode	36
Table 8. Digital Interface Formats - DSD Mode	36
Table 9. ATAPI Decode Table	42
Table 10. Example Digital Volume Settings	43

1. PIN DESCRIPTION



Pin Name	#	Pin Description
VD	4	Digital Power (Input) - Positive power supply for the digital section. Refer to the Recommended Operating Conditions for appropriate voltages.
GND	5, 31	Ground (Input) - Ground reference. Should be connected to analog ground.
MCLK	6	Master Clock (Input) - Clock source for the delta-sigma modulator and digital filters. Tables 1 through 3 illustrate several standard audio sample rates and the required master clock frequencies.
LRCK	7	Left Right Clock (Input) - Determines which channel, Left or Right, is currently active on the serial audio data line. The frequency of the left/right clock must be at the audio sample rate, Fs.
SDIN1	8	
SDIN2	11	Serial Data Input (Input) - Input for two's complement serial audio data.
SDIN3	13	
SCLK	9	Serial Clock (Input) - Serial clocks for the serial audio interface.
TST	14 44 45	Test - These pins need to be tied to analog ground.
RST	19	Reset (Input) - The device enters a low power mode and all internal registers are reset to their default settings when low.
VA	32	Analog Power (Input) - Positive power supply for the analog section. Refer to the Recommended Operating Conditions for appropriate voltages.
VLS	43	Serial Audio Interface Power (Input) - Determines the required signal level for the serial audio interface. Refer to the Recommended Operating Conditions for appropriate voltages.
VLC	18	Control Port Power (Input) - Determines the required signal level for the control port and Hardware Mode configuration pins. Refer to the Recommended Operating Conditions for appropriate voltages.

Pin Name	#	Pin Description
VQ	21	Quiescent Voltage (Output) - Filter connection for internal quiescent voltage. VQ must be capacitively coupled to analog ground, as shown in the Typical Connection Diagram. The nominal voltage level is specified in the Analog Characteristics and Specifications section. VQ presents an appreciable source impedance and any current drawn from this pin will alter device performance. However, VQ can be used to bias the analog circuitry assuming there is no AC signal component and the DC current is less than the maximum specified in the Analog Characteristics and Specifications section.
FILT+	20	Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling circuits. Requires the capacitive decoupling to analog ground as shown in the Typical Connection Diagram.
AOUTA1 +,-	39,40	
AOUTB1 +,-	37,38	
AOUTA2 +,-	35,36	Differential Analog Output (Output) - The full-scale differential analog output level is specified in the Analog Characteristics specification table.
AOUTB2 +,-	33,34	
AOUTA3 +,-	29,30	
AOUTB3 +,-	27,28	
MUTEC1	41	Mute Control (Output) - The Mute Control pins go high during power-up initialization, reset, muting, power-down or if the master clock to left/right clock frequency ratio is incorrect. These pins are intended to be used as a control for external mute circuits on the line outputs to prevent the clicks and pops that can occur in any single supply system. Use of Mute Control is not mandatory but recommended for designs requiring the absolute minimum in extraneous clicks and pops.
MUTEC2	26	
MUTEC3	25	
MUTEC4	24	
MUTEC5	23	
MUTEC6	22	

Hardware Mode Definitions

M0	17	
M1	16	
M2	15	Mode Selection (<i>Input</i>) - Determines the operational mode of the device as detailed in Table 6 and Table 7 .
M3	12	
M4	10	

Software Mode Definitions

SCL/CCLK	15	Serial Control Port Clock (Input) - Serial clock for the serial control port. Requires an external pull-up resistor to the logic interface voltage in I ² C® Mode as shown in the Typical Connection Diagram.
SDA/CDIN	16	Serial Control Port Data (Input/Output) - SDA is a data I/O line in I ² C Mode and is open drain, requiring an external pull-up resistor to the logic interface voltage, as shown in the Typical Connection Diagram; CDIN is the input data line for the control port interface in SPI™ Mode.
AD0/CS	17	Address Bit 0 (I²C) / Control Port Chip Select (SPI) (Input) - AD0 is a chip address pin in I ² C Mode; CS is the chip-select signal for SPI Mode.
TST	10, 12	Test - These pins need to be tied to analog ground.

DSD Definitions

DSDA1	3	
DSDB1	2	
DSDA2	1	Direct Stream Digital Input (Input) - Input for Direct Stream Digital serial audio data. GND if unused.
DSDB2	48	
DSDA3	47	
DSDB3	46	
DSD_SCLK	42	DSD Serial Clock (Input) - Serial clock for the Direct Stream Digital serial audio interface.

2. CHARACTERISTICS AND SPECIFICATIONS

RECOMMENDED OPERATING CONDITIONS

GND = 0 V; all voltages with respect to ground.

Parameters	Symbol	Min	Typ	Max	Units
DC Power Supply	Analog power	VA	4.75	5.0	V
	Digital internal power	VD	2.37	2.5	V
	Serial data port interface power	VLS	1.71	5.0	V
	Control port interface power	VLC	1.71	5.0	V
Ambient Operating Temperature (Power Applied)	T_A	-40	-	+ 85	°C
Commercial Grade (-CQZ)		-40	-	+105	°C
Automotive Grade (-DQZ)					

ABSOLUTE MAXIMUM RATINGS

GND = 0 V; all voltages with respect to ground.

Parameters	Symbol	Min	Max	Units
DC Power Supply	Analog power	VA	-0.3	V
	Digital internal power	VD	-0.3	V
	Serial data port interface power	VLS	-0.3	V
	Control port interface power	VLC	-0.3	V
Input Current	Any Pin Except Supplies	I_{in}	-	mA
Digital Input Voltage	Serial data port interface	V_{IND-S}	-0.3	V
	Control port interface	V_{IND-C}	-0.3	V
Ambient Operating Temperature (Power Applied)	T_{op}	-55	125	°C
Storage Temperature	T_{stg}	-65	150	°C

WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

DAC ANALOG CHARACTERISTICS - COMMERCIAL (-CQZ)

Test Conditions (unless otherwise specified): $V_A = V_{LS} = VLC = 5\text{ V}$; $VD = 2.5\text{ V}$; $T_A = 25^\circ\text{C}$; Full-scale 997 Hz input sine wave (Note 1); Tested under max ac-load resistance; Valid with FILT+ and VQ capacitors as shown in "Typical Connection Diagram" on page 19; Measurement Bandwidth 10 Hz to 20 kHz.

Parameters	Symbol	Min	Typ	Max	Unit
Fs = 48 kHz, 96 kHz, 192 kHz and DSD					
Dynamic Range				-	dB
24-bit A-weighted		108	114	-	dB
unweighted		105	111	-	dB
16-bit A-weighted		-	97	-	dB
(Note 2) unweighted		-	94	-	dB
Total Harmonic Distortion + Noise	THD+N				
24-bit		-	-100	-94	dB
0 dB		-	-91	-	dB
-20 dB		-	-51	-45	dB
-60 dB		-	-94	-	dB
(Note 2) 16-bit		-	-74	-	dB
0 dB		-	-34	-	dB
-20 dB		-	-	-	
-60 dB		-	-	-	
Idle Channel Noise / Signal-to-noise ratio	A-weighted		114	-	dB
Interchannel Isolation	(1 kHz)		110	-	dB
DC Accuracy					
Interchannel Gain Mismatch		-	0.1	-	dB
Gain Drift		-	100	-	ppm/°C
Analog Output					
Full-Scale Differential-Output Voltage (Note 3)	PCM, DSD processor Direct DSD Mode	V_{FS}	$1.28 \cdot V_A$ $0.90 \cdot V_A$	$1.32 \cdot V_A$ $0.94 \cdot V_A$	$1.36 \cdot V_A$ $0.98 \cdot V_A$
Output Impedance	Z_{OUT}	-	130	-	Ω
Max DC Current draw from an AOUT pin	I_{OUTmax}	-	1.0	-	mA
Min AC-Load Resistance	R_L	-	3	-	k Ω
Max Load Capacitance	C_L	-	100	-	pF
Quiescent Voltage	V_Q	-	50% V_A	-	VDC
Max Current draw from VQ	I_{QMAX}	-	10	-	μ A

Notes:

- One-half LSB of triangular PDF dither is added to data.
- Performance limited by 16-bit quantization noise.
- V_{FS} is tested under load R_L and includes attenuation due to Z_{OUT} .

DAC ANALOG CHARACTERISTICS - AUTOMOTIVE (-DQZ)

Test Conditions (unless otherwise specified): VA = 4.75 to 5.25 V; VLS = 1.71 to 5.25 V; VLC = 1.71 to 5.25 V; VD = 2.37 to 2.63 V; TA = -40°C to 85°C; Full-scale 997 Hz input sine wave (Note 1); Tested under max ac-load resistance; Valid with FILT+ and VQ capacitors as shown in “Typical Connection Diagram” on page 19; Measurement Bandwidth 10 Hz to 20 kHz.

Parameters	Symbol	Min	Typ	Max	Units
Fs = 48 kHz, 96 kHz, 192 kHz and DSD					
Dynamic Range (Note 1)		105 102	114 111	- -	dB
24-bit A-weighted unweighted					
16-bit A-weighted (Note 2) unweighted		- -	97 94	- -	dB
Total Harmonic Distortion + Noise (Note 1)					
24-bit 0 dB		-	-100	-91	dB
-20 dB		-	-91	-	dB
-60 dB	THD+N	-	-51	-42	dB
(Note 2) 16-bit 0 dB		-	-94	-	dB
-20 dB		-	-74	-	dB
-60 dB		-	-34	-	dB
Idle Channel Noise / Signal-to-noise ratio	A-weighted		114	-	dB
Interchannel Isolation	(1 kHz)		110	-	dB
DC Accuracy					
Interchannel Gain Mismatch		-	0.1	-	dB
Gain Drift		-	100	-	ppm/°C
Analog Output					
Full-Scale Differential-Output Voltage (Note 3)	PCM, DSD processor Direct DSD Mode	V _{FS}	1.28•V _A 0.90•V _A	1.32•V _A 0.94•V _A	1.36•V _A 0.98•V _A
Output Impedance	Z _{OUT}	-	130	-	Ω
Max DC Current draw from an AOUT pin	I _{OUTmax}	-	1.0	-	mA
Min AC-Load Resistance	R _L	-	3	-	kΩ
Max Load Capacitance	C _L	-	100	-	pF
Quiescent Voltage	V _Q	-	50% V _A	-	V _{DC}
Max Current draw from V _Q	I _{QMAX}	-	10	-	μA

POWER AND THERMAL CHARACTERISTICS

Parameters	Symbol	Min	Typ	Max	Units
Power Supplies					
Power Supply Current <i>(Note 4)</i>	I_A I_D I_{LC} I_{LS} I_{pd}	- - - - -	60 16 2 84 200	65 22 - - -	mA mA μA μA μA
normal operation, VA= 5 V VD= 2.5 V <i>(Note 5)</i> Interface current, VLC=5 V VLS=5 V <i>(Note 6)</i> power-down state (all supplies)					
Power Dissipation <i>(Note 4)</i>	VA = 5 V, VD = 2.5 V normal operation <i>(Note 6)</i> power-down		- -	340 1	390 - mW mW
Package Thermal Resistance	multi-layer dual-layer	θ_{JA} θ_{JA} θ_{JC}	- - -	48 65 15	- - - °C/Watt °C/Watt °C/Watt
Power Supply Rejection Ratio <i>(Note 7)</i>	(1 kHz) (60 Hz)	PSRR	- -	60 40	- - dB dB

Notes:

4. Current consumption increases with increasing F_s within a given speed mode and is signal dependent. Max values are based on highest F_s and highest MCLK.
5. I_{LC} measured with no external loading on the SDA pin.
6. Power-Down Mode is defined as \overline{RST} pin = Low with all clock and data lines held static.
7. Valid with the recommended capacitor values on FILT+ and VQ as shown in [Figures 6](#) and [7](#).

COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE

The filter characteristics have been normalized to the sample rate (Fs) and can be referenced to the desired sample rate by multiplying the given characteristic by Fs. See [Note 12](#).

Parameter	Fast Roll-Off			Unit
	Min	Typ	Max	
Combined Digital and On-chip Analog Filter Response - Single-Speed Mode - 48 kHz				
Passband (Note 9)	to -0.01 dB corner to -3 dB corner	0 0	- -	.454 .499 Fs Fs
Frequency Response	10 Hz to 20 kHz	-0.01	-	+0.01
StopBand		0.547	-	-
StopBand Attenuation	(Note 10)	102	-	-
Group Delay		-	10.4/Fs	-
De-emphasis Error (Note 11) (Relative to 1 kHz)	Fs = 32 kHz Fs = 44.1 kHz Fs = 48 kHz	- - -	-	±0.36 ±0.21 ±0.14 dB dB dB
Combined Digital and On-chip Analog Filter Response - Double-Speed Mode - 96 kHz				
Passband (Note 9)	to -0.01 dB corner to -3 dB corner	0 0	- -	.430 .499 Fs Fs
Frequency Response	10 Hz to 20 kHz	-0.01	-	+0.01
StopBand		.583	-	-
StopBand Attenuation	(Note 10)	80	-	-
Group Delay		-	6.15/Fs	-
Combined Digital and On-chip Analog Filter Response - Quad-Speed Mode - 192 kHz				
Passband (Note 9)	to -0.01 dB corner to -3 dB corner	0 0	- -	.105 .490 Fs Fs
Frequency Response	10 Hz to 20 kHz	-0.01	-	+0.01
StopBand		.635	-	-
StopBand Attenuation	(Note 10)	90	-	-
Group Delay		-	7.1/Fs	-

Notes:

8. Slow roll-off interpolation filter is only available in Software Mode.
9. Response is clock-dependent and will scale with Fs.
10. For Single-Speed Mode, the Measurement Bandwidth is from stopband to 3 Fs.
 For Double-Speed Mode, the Measurement Bandwidth is from stopband to 3 Fs.
 For Quad-Speed Mode, the Measurement Bandwidth is from stopband to 1.34 Fs.
11. De-emphasis is available only in Single-Speed Mode; only 44.1 kHz De-emphasis is available in Hardware Mode.
12. Amplitude vs. Frequency plots of this data are available in [Section 7. "Filter Plots" on page 45](#).

COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE (CONTINUED)

Parameter	Slow Roll-Off (Note 8)			Unit
	Min	Typ	Max	
Single-Speed Mode - 48 kHz				
Passband (Note 9)	to -0.01 dB corner	0	-	0.417
	to -3 dB corner	0	-	0.499
Frequency Response	10 Hz to 20 kHz	-0.01	-	+0.01
StopBand	.583	-	-	Fs
StopBand Attenuation	(Note 10)	64	-	-
Group Delay		-	7.8/Fs	-
De-emphasis Error (Note 11)	Fs = 32 kHz	-	-	±0.36
(Relative to 1 kHz)	Fs = 44.1 kHz	-	-	±0.21
	Fs = 48 kHz	-	-	±0.14
Double-Speed Mode - 96 kHz				
Passband (Note 9)	to -0.01 dB corner	0	-	.296
	to -3 dB corner	0	-	.499
Frequency Response	10 Hz to 20 kHz	-0.01	-	+0.01
StopBand	.792	-	-	Fs
StopBand Attenuation	(Note 10)	70	-	-
Group Delay		-	5.4/Fs	-
Quad-Speed Mode - 192 kHz				
Passband (Note 9)	to -0.01 dB corner	0	-	.104
	to -3 dB corner	0	-	.481
Frequency Response	10 Hz to 20 kHz	-0.01	-	+0.01
StopBand	.868	-	-	Fs
StopBand Attenuation	(Note 10)	75	-	-
Group Delay		-	6.6/Fs	-

DSD COMBINED DIGITAL & ON-CHIP ANALOG FILTER RESPONSE

Parameter	Min	Typ	Max	Unit
DSD Processor Mode				
Passband (Note 9)	to -3 dB corner	0	-	50
Frequency Response	10 Hz to 20 kHz	-0.05	-	+0.05
Roll-off		27	-	-
Direct DSD Mode				
Passband (Note 9)	to -0.1 dB corner	0	-	26.9
	to -3 dB corner	0	-	176.4
Frequency Response	10 Hz to 20 kHz	-0.1	-	0

DIGITAL CHARACTERISTICS

Parameters		Symbol	Min	Typ	Max	Units
Input Leakage Current	(Note 13)	I_{in}	-	-	± 10	μA
Input Capacitance			-	8	-	pF
High-Level Input Voltage	Serial I/O	V_{IH}	$0.70 \cdot V_{LS}$	-	-	V
	Control I/O	V_{IH}	$0.70 \cdot V_{LC}$	-	-	V
Low-Level Input Voltage	Serial I/O	V_{IL}	-	-	$0.30 \cdot V_{LS}$	V
	Control I/O	V_{IL}	-	-	$0.30 \cdot V_{LC}$	V
Low-Level Output Voltage ($I_{OL} = -1.2$ mA)	Control I/O = 3.3 V, 5 V	V_{OL}	-	-	$0.20 \cdot V_{LC}$	V
Low-Level Output Voltage ($I_{OL} = -1.2$ mA)	Control I/O = 1.8 V, 2.5 V	V_{OL}	-	-	$0.25 \cdot V_{LC}$	V
MUTEC auto detect input high voltage		V_{IH}	$0.70 \cdot V_A$	-	-	V
MUTEC auto detect input low voltage		V_{IL}	-	-	$0.30 \cdot V_A$	V
Maximum MUTEC Drive Current		I_{max}	-	3	-	mA
MUTEC High-Level Output Voltage		V_{OH}	-	VA	-	V
MUTEC Low-Level Output Voltage		V_{OL}	-	0	-	V

Notes:

13. Any pin except supplies. Transient currents of up to ± 100 mA on the input pins will not cause SCR latch-up.

SWITCHING CHARACTERISTICS - PCM

Inputs: Logic 0 = GND, Logic 1 = VLS, $C_L = 20 \text{ pF}$.

Parameters	Symbol	Min	Max	Units
RST pin Low Pulse Width (Note 14)		1	-	ms
MCLK Frequency		1.024	55.2	MHz
MCLK Duty Cycle (Note 15)		45	55	%
Input Sample Rate - LRCK (Manual selection)				
Single-Speed Mode	F_s	4	54	kHz
Double-Speed Mode	F_s	50	108	kHz
Quad-Speed Mode	F_s	100	216	kHz
Input Sample Rate - LRCK (Auto detect)				
Single-Speed Mode	F_s	4	54	kHz
Double-Speed Mode	F_s	84	108	kHz
Quad-Speed Mode	F_s	170	216	kHz
LRCK Duty Cycle		45	55	%
SCLK Duty Cycle		45	55	%
SCLK High Time	t_{sckh}	8	-	ns
SCLK Low Time	t_{sckl}	8	-	ns
LRCK Edge to SCLK Rising Edge	t_{lcks}	5	-	ns
SCLK Rising Edge to LRCK Falling Edge	t_{lckd}	5	-	ns
SDIN Setup Time Before SCLK Rising Edge	t_{ds}	3	-	ns
SDIN Hold Time After SCLK Rising Edge	t_{dh}	5	-	ns

Notes:

14. After powering up, $\overline{\text{RST}}$ should be held low until after the power supplies and clocks are settled.
15. See Tables 1 - 3 for suggested MCLK frequencies.
16. MSB of CH1 is always the second SCLK rising edge following LRCK rising edge.




Figure 1. Serial Audio Interface Timing

SWITCHING CHARACTERISTICS - DSD

Logic 0 = GND; Logic 1 = VLS; $C_L = 20 \text{ pF}$.

Parameter	Symbol	Min	Typ	Max	Unit
MCLK Duty Cycle		40	-	60	%
DSD_SCLK Pulse Width Low	t_{sclkL}	160	-	-	ns
DSD_SCLK Pulse Width High	t_{sclkH}	160	-	-	ns
DSD_SCLK Frequency (64x Oversampled) (128x Oversampled)		1.024 2.048	-	3.2 6.4	MHz MHz
DSD_A / _B valid to DSD_SCLK rising setup time	t_{sdtrs}	20	-	-	ns
DSD_SCLK rising to DSD_A or DSD_B hold time	t_{sdh}	20	-	-	ns
DSD clock to data transition (Phase Modulation Mode)	t_{dpm}	-20	-	20	ns




Figure 2. Direct Stream Digital - Serial Audio Input Timing




Figure 3. Direct Stream Digital - Serial Audio Input Timing for Phase Modulation Mode

SWITCHING CHARACTERISTICS - CONTROL PORT - I²C FORMAT

Inputs: Logic 0 = GND, Logic 1 = VLC, C_L = 20 pF.

Parameter	Symbol	Min	Max	Unit
SCL Clock Frequency	f _{scl}	-	100	kHz
RST Rising Edge to Start	t _{irs}	500	-	ns
Bus Free Time Between Transmissions	t _{buf}	4.7	-	μs
Start Condition Hold Time (prior to first clock pulse)	t _{hdst}	4.0	-	μs
Clock Low time	t _{low}	4.7	-	μs
Clock High Time	t _{high}	4.0	-	μs
Setup Time for Repeated Start Condition	t _{sust}	4.7	-	μs
SDA Hold Time from SCL Falling (Note 17)	t _{hdd}	0	-	μs
SDA Setup time to SCL Rising	t _{sud}	250	-	ns
Rise Time of SCL and SDA	t _{rc} , t _{rc}	-	1	μs
Fall Time SCL and SDA	t _{fc} , t _{fc}	-	300	ns
Setup Time for Stop Condition	t _{susp}	4.7	-	μs
Acknowledge Delay from SCL Falling	t _{ack}	300	1000	ns

Notes:

17. Data must be held for sufficient time to bridge the transition time, t_{fc}, of SCL.




Figure 4. Control Port Timing - I²C Format

SWITCHING CHARACTERISTICS - CONTROL PORT - SPI FORMAT

Inputs: Logic 0 = GND, Logic 1 = VLC, $C_L = 20 \text{ pF}$.

Parameter	Symbol	Min	Max	Unit	
CCLK Clock Frequency	f_{sclk}	-	6	MHz	
RST Rising Edge to CS Falling	t_{srs}	500	-	ns	
CCLK Edge to $\overline{\text{CS}}$ Falling	(Note 18)	t_{spi}	500	-	ns
CS High Time Between Transmissions	t_{csh}	1.0	-	μs	
CS Falling to CCLK Edge	t_{css}	20	-	ns	
CCLK Low Time	t_{scl}	66	-	ns	
CCLK High Time	t_{sch}	66	-	ns	
CDIN to CCLK Rising Setup Time	t_{dsu}	40	-	ns	
CCLK Rising to DATA Hold Time	(Note 19)	t_{dh}	15	-	ns
Rise Time of CCLK and CDIN	(Note 20)	t_{r2}	-	100	ns
Fall Time of CCLK and CDIN	(Note 20)	t_{f2}	-	100	ns

Notes:

18. t_{spi} is only needed before first falling edge of $\overline{\text{CS}}$ after $\overline{\text{RST}}$ rising edge. $t_{spi} = 0$ at all other times.
19. Data must be held for sufficient time to bridge the transition time of CCLK.
20. For $F_{SCK} < 1 \text{ MHz}$.




Figure 5. Control Port Timing - SPI Format

3. TYPICAL CONNECTION DIAGRAM




Figure 6. Typical Connection Diagram, Software Mode




Figure 7. Typical Connection Diagram, Hardware Mode

4. APPLICATIONS

The CS4365 serially accepts two's complement formatted PCM data at standard audio sample rates including 48, 44.1 and 32 kHz in SSM, 96, 88.2 and 64 kHz in DSM, and 192, 176.4 and 128 kHz in QSM. Audio data is input via the serial data input pins (SDINx). The Left/Right Clock (LRCK) determines which channel is currently being input on SDINx, and the Serial Clock (SCLK) clocks audio data into the input data buffer. For more information on serial audio interfaces, see Cirrus Application Note AN282, "The 2-Channel Serial Audio Interface: A Tutorial."

The CS4365 can be configured in Hardware Mode by the M0, M1, M2, M3 and M4 pins and in Software Mode through I²C or SPI.

4.1 Master Clock

MCLK/LRCK must be an integer ratio as shown in [Tables 1 - 3](#). The LRCK frequency is equal to F_s , the frequency at which words for each channel are input to the device. The MCLK-to-LRCK frequency ratio and speed mode is detected automatically during the initialization sequence by counting the number of MCLK transitions during a single LRCK period and by detecting the absolute speed of MCLK. Internal dividers are then set to generate the proper internal clocks. [Tables 1 - 3](#) illustrate several standard audio sample rates and the required MCLK and LRCK frequencies. Please note there is no required phase relationship, but MCLK, LRCK and SCLK must be synchronous.

Sample Rate (kHz)	MCLK (MHz)					
	256x	384x	512x	768x	1024x	1152x
32	8.1920	12.2880	16.3840	24.5760	32.7680	36.8640
44.1	11.2896	16.9344	22.5792	33.8688	45.1584	
48	12.2880	18.4320	24.5760	36.8640	49.1520	
	= Denotes clock ratio and sample rate combinations which are NOT supported under auto speed-mode detection. Please see " Switching Characteristics - PCM " on page 15.					

Table 1. Single-Speed Mode Standard Frequencies

Sample Rate (kHz)	MCLK (MHz)				
	128x	192x	256x	384x	512x
64	8.1920	12.2880	16.3840	24.5760	32.7680
88.2	11.2896	16.9344	22.5792	33.8688	45.1584
96	12.2880	18.4320	24.5760	36.8640	49.1520
	= Denotes clock ratio and sample rate combinations which are NOT supported under auto speed-mode detection. Please see " Switching Characteristics - PCM " on page 15.				

Table 2. Double-Speed Mode Standard Frequencies

Sample Rate (kHz)	MCLK (MHz)				
	64x	96x	128x	192x	256x
176.4	11.2896	16.9344	22.5792	33.8688	45.1584
192	12.2880	18.4320	24.5760	36.8640	49.1520
	= Denotes clock ratio and sample rate combinations which are NOT supported under auto speed-mode detection. Please see " Switching Characteristics - PCM " on page 15.				

Table 3. Quad-Speed Mode Standard Frequencies

4.2 Mode Select

In Hardware Mode, operation is determined by the Mode Select pins. The states of these pins are continually scanned for any changes; however, the mode should only be changed while the device is in reset (RST pin low) to ensure proper switching from one mode to another. These pins require connection to supply or ground as outlined in [Figure 7](#). For M0, M1, and M2, supply is VLC. For M3 and M4, supply is VLS. [Tables 4 - 6](#) show the decode of these pins.

In Software Mode, the operational mode and data format are set in the FM and DIF registers. See “[PCM Control \(address 03h\)](#)” on page 35.

M1 (DIF1)	M0 (DIF0)	DESCRIPTION	FORMAT	FIGURE
0	0	Left-Justified, up to 24-bit data	0	8
0	1	I ² S, up to 24-bit data	1	9
1	0	Right-Justified, 16-bit Data	2	10
1	1	Right-Justified, 24-bit Data	3	11

Table 4. PCM Digital Interface Format, Hardware Mode Options

M4	M3	M2 (DEM)	DESCRIPTION
0	0	0	Single-Speed without De-Emphasis (4 to 50 kHz sample rates)
0	0	1	Single-Speed with 44.1 kHz De-Emphasis; see Figure 16
0	1	0	Double-Speed (50 to 100 kHz sample rates)
0	1	1	Quad-Speed (100 to 200 kHz sample rates)
1	0	0	Auto Speed-Mode Detect (32 kHz to 200 kHz sample rates)
1	0	1	Auto Speed-Mode Detect with 44.1 kHz De-Emphasis; see Figure 16
1	1	X	DSD Processor Mode (see Table 6 for details)

Table 5. Mode Selection, Hardware Mode Options

M2	M1	M0	DESCRIPTION
0	0	0	64x oversampled DSD data with a 4x MCLK to DSD data rate
0	0	1	64x oversampled DSD data with a 6x MCLK to DSD data rate
0	1	0	64x oversampled DSD data with a 8x MCLK to DSD data rate
0	1	1	64x oversampled DSD data with a 12x MCLK to DSD data rate
1	0	0	128x oversampled DSD data with a 2x MCLK to DSD data rate
1	0	1	128x oversampled DSD data with a 3x MCLK to DSD data rate
1	1	0	128x oversampled DSD data with a 4x MCLK to DSD data rate
1	1	1	128x oversampled DSD data with a 6x MCLK to DSD data rate

Table 6. Direct Stream Digital (DSD), Hardware Mode Options

4.3 Digital Interface Formats

The serial port operates as a slave and supports the I²S, Left-Justified, Right-Justified, and One-Line Mode (OLM) digital interface formats with varying bit depths from 16 to 32, as shown in Figures 8-15. Data is clocked into the DAC on the rising edge. OLM configuration is only supported in Software Mode.




Figure 8. Format 0 - Left-Justified up to 24-bit Data




Figure 9. Format 1 - I²S up to 24-bit Data




Figure 10. Format 2 - Right-Justified 16-bit Data




Figure 11. Format 3 - Right-Justified 24-bit Data




Figure 12. Format 4 - Right-Justified 20-bit Data




Figure 13. Format 5 - Right-Justified 18-bit Data

4.3.1 OLM #1

OLM #1 serial audio interface format operates in Single-, Double-, or Quad-Speed Mode and will slave to SCLK at 128 Fs. Six channels of MSB first 20-bit PCM data are input on SDIN1.




Figure 14. Format 8 - One-Line Mode 1

4.3.2 OLM #2

OLM #2 serial audio interface format operates in Single-, Double-, or Quad-Speed Mode and will slave to SCLK at 256 Fs. Six channels of MSB first 24-bit PCM data are input on SDIN1.




Figure 15. Format 9 - One-Line Mode 2

4.4 Oversampling Modes

The CS4365 operates in one of three oversampling modes based on the input sample rate. Mode selection is determined by the M4, M3 and M2 pins in Hardware Mode or the FM bits in Software Mode. Single-Speed mode supports input sample rates up to 50 kHz and uses a 128x oversampling ratio. Double-Speed Mode supports input sample rates up to 100 kHz and uses an oversampling ratio of 64x. Quad-Speed Mode supports input sample rates up to 200 kHz and uses an oversampling ratio of 32x.

The auto-speed mode detect feature allows for the automatic selection of speed mode based off of the incoming sample rate. This allows the CS4365 to accept a wide range of sample rates with no external intervention necessary. The auto-speed mode detect feature is available in both hardware and Software Mode.

4.5 Interpolation Filter

To accommodate the increasingly complex requirements of digital audio systems, the CS4365 incorporates selectable interpolation filters for each mode of operation. A “fast” and a “slow” roll-off filter is available in each of Single, Double, and Quad-Speed modes. These filters have been designed to accommodate a variety of musical tastes and styles. The FILT_SEL bit is used to select which filter is used (see the “[Filter Plots](#)” on page 45 for more details).

When in Hardware Mode, only the “fast” roll-off filter is available.

Filter specifications can be found in [Section](#), and filter response plots can be found in [Figures 24 to 47](#).

4.6 De-Emphasis

The CS4365 includes on-chip digital de-emphasis filters. The de-emphasis feature is included to accommodate older audio recordings that utilize pre-emphasis equalization as a means of noise reduction. [Figure 16](#) shows the de-emphasis curve. The frequency response of the de-emphasis curve will scale proportionally with changes in sample rate, F_s if the input sample rate does not match the coefficient which has been selected.

In Software Mode the required de-emphasis filter coefficients for 32 kHz, 44.1 kHz, or 48 kHz are selected via the de-emphasis control bits.

In Hardware Mode only the 44.1 kHz coefficient is available (enabled through the M2 pin). If the input sample rate is not 44.1 kHz and de-emphasis has been selected then the corner frequencies of the de-emphasis filter will be scaled by a factor of the actual F_s over 44,100.




Figure 16. De-Emphasis Curve