

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# 24-Bit, 192 kHz Stereo DAC with Volume Control

#### **Features**

- Complete Stereo DAC System: Interpolation, D/A, Output Analog Filtering
- 108 dB Dynamic Range
- 94 dB THD+N
- Direct Stream Digital Mode
- Low Clock Jitter Sensitivity
- +5 V Power Supply
- ATAPI Mixing
- On-Chip Digital De-emphasis for 32, 44.1, and 48 kHz
- Volume Control with Soft Ramp
  - 119 dB Attenuation
  - 1 dB Step Size
  - Zero Crossing Click-Free Transitions
- Direct Interface with 5 V to 1.8 V Logic


## **Description**

The CS4391A is a complete stereo digital-to-analog system including digital interpolation, fourth-order deltasigma digital-to-analog conversion, digital de-emphasis, volume control, channel mixing and analog filtering. The advantages of this architecture include: ideal differential linearity, no distortion mechanisms due to resistor matching errors, no linearity drift over time and temperature and a high tolerance to clock jitter.

The CS4391A accepts PCM data at sample rates from 4 kHz to 192 kHz, DSD audio data, consumes very little power and operates over a wide power supply range. These features are ideal for DVD, A/V receivers, CD and set-top box systems.

#### **ORDERING INFORMATION**

CS4391A-KS 20-pin SOIC -10 to 70 °C CS4391A-KZ 20-pin TSSOP -10 to 70 °C CS4391A-KZZ 20-pin TSSOP, Lead Free -10 to 70 °C CDB4391A Evaluation Board



Preliminary Product Information

This document contains information for a new product. Cirrus Logic reserves the right to modify this product without notice.





#### **TABLE OF CONTENTS**

1.	CHARACTERISTICS/SPECIFICATIONS	5
	TYPICAL CONNECTION DIAGRAMS	
3.	REGISTER QUICK REFERENCE	15
	3.1 Mode Control 1 (address 01h)	15
	3.2 Volume and Mixing Control (address 02h)	16
	3.3 Channel A Volume Control (address 03h)	
	3.4 Channel B Volume Control (address 04h)	
	3.5 Mode Control 2 (address 05h)	
4.	REGISTER DESCRIPTION	
	4.1 Mode Control 1 - Address 01h	18
	4.1.1 Auto-Mute (Bit 7)	
	4.1.2 Digital Interface Formats (Bits 6:4)	18
	4.1.3 De-Emphasis Control (Bits 3:2)	
	4.1.4 Functional Mode (Bits 1:0)	
	4.2 Volume and Mixing Control (Address 02h)	
	4.2.1 Channel A Volume = Channel B Volume (Bit 7)	19
	4.2.2 Soft Ramp or Zero Cross Enable (Bits 6:5)	19
	4.2.3 ATAPI Channel Mixing and Muting (Bits 4:0)	
	4.3 Channel A Volume Control - Address 03h	
	4.4 Channel B Volume Control - Address 04h	20
	4.4.1 Mute (Bit 7)	20
	4.4.2 Volume Control (Bits 6:0)	20
	4.5 Mode Control 2 - Address 05h	20
	4.5.1 Invert Signal Polarity (Bits 7:6)	20
	4.5.2 Control Port Enable (Bit 5)	20
	4.5.3 Power Down (Bit 4)	20
	4.5.4 AMUTEC = BMUTEC (Bit 3)	20
	4.5.5 Freeze (Bit 2)	
	4.5.6 Master Clock Divide (Bit 1)	21

#### **Contacting Cirrus Logic Support**

For all product questions and inquiries contact a Cirrus Logic Sales Representative. To find one nearest you go to <a href="http://www.cirrus.com">http://www.cirrus.com</a>

#### IMPORTANT NOTICE

"Preliminary" product information describes products that are in production, but for which full characterization data is not yet available. "Advance" product information describes products that are in development and subject to development changes. Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other parts of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

An export permit needs to be obtained from the competent authorities of the Japanese Government if any of the products or technologies described in this material and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan. An export license and/or quota needs to be obtained from the competent authorities of the Chinese Government if any of the products or technologies described in this material is subject to the PRC Foreign Trade Law and is to be exported or taken out of the PRC.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

Purchase of  $I^2C$  components of Cirrus Logic, Inc., or one of its sublicensed Associated Companies conveys a license under the Phillips  $I^2C$  Patent Rights to use those components in a standard  $I^2C$  system.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.



5. PIN DESCRIPTION - PCM DATA MODE	22
6. PIN DESCRIPTION - DSD MODE	26
7. APPLICATIONS	33
7.1 Recommended Power-up Sequence for Hardware Mode	33
7.2 Recommended Power-up Sequence and Access to Control Port Mode	33
7.3 Analog Output and Filtering	33
8. CONTROL PORT INTERFACE	34
8.1 SPI Mode	34
8.2 I2C Mode	
9. PARAMETER DEFINITIONS	38
10. REFERENCES	
11. PACKAGE DIMENSIONS	39
LIST OF TABLES	
LIST OF TABLES	
Table 1. Digital Interface Formats - PCM Modes	27
Table 2. Digital Interface Formats - DSD Mode	27
Table 3. De-Emphasis Mode Selection	27
Table 4. Functional Mode Selection	
Table 5. Soft Cross or Zero Cross Mode Selection	27
Table 6. ATAPI Decode	
Table 7. Digital Volume Control	
Table 8. Single Speed (4 to 50 kHz sample rates) Common Clock Frequencies	
Table 9. Double Speed (50 to 100 kHz sample rates) Common Clock Frequencies	
Table 10. Quad Speed (100 to 200 kHz sample rates) Common Clock Frequencies	
Table 11. Single Speed (4 to 50 kHz) Digital Interface Format, Stand-Alone Mode Options	
Table 12. Single Speed Only (4 to 50 kHz) De-Emphasis, Stand-Alone Mode Options	
Table 13. Double Speed (50 to 100 kHz) Digital Interface Format, Stand-Alone Mode Options	
Table 14. Quad Speed (100 to 200 kHz) Digital Interface Format, Stand-Alone Mode Options	
Table 15. Direct Stream Digital (DSD), Stand-Alone Mode Options	
Table 16. Memory Address Pointer (MAP)	35



## **LIST OF FIGURES**

Figure 1. Serial Mode Input Timing	
Figure 2. Direct Stream Digital - Serial Audio Input Timing	10
Figure 3. I <sup>2</sup> C Control Port Timing	11
Figure 4. SPI Control Port Timing	12
Figure 5. Typical Connection Diagram - PCM Mode	13
Figure 6. Typical Connection Diagram - DSD Mode	14
Figure 7. Format 0, Left Justified up to 24-Bit Data	31
Figure 8. Format 1, I2S up to 24-Bit Data	31
Figure 9. Format 2, Right Justified 16-Bit Data	
Figure 10. Format 3, Right Justified 24-Bit Data	
Figure 11. Format 4, Right Justified 20-Bit Data. (Available in Control Port Mode only)	
Figure 12. Format 5, Right Justified 18-Bit Data. (Available in Control Port Mode only)	32
Figure 13. De-Emphasis Curve	
Figure 14. ATAPI Block Diagram	
Figure 15. CS4391A Output Filter	
Figure 16. Control Port Timing, SPI mode	
Figure 17. Control Port Timing, I <sup>2</sup> C Mode	
Figure 18. Single-Speed Frequency Response	
Figure 19. Single-Speed Transition Band	
Figure 20. Single-Speed Transition Band	
Figure 21. Single-Speed Stopband Rejection	
Figure 22. Double-Speed Frequency Response	
Figure 23. Double-Speed Transition Band	
Figure 24. Double-Speed Transition Band	
Figure 25. Double-Speed Stopband Rejection	37



#### 1. CHARACTERISTICS/SPECIFICATIONS

(Min/Max performance characteristics and specifications are guaranteed over the *Specified Operating Conditions*. Typical performance characteristics are derived from measurements taken at  $T_A = 25$  °C, VA = 5.0 V)

## **SPECIFIED OPERATING CONDITIONS** (AGND = 0V; all voltages with respect to ground.)

Parameters	Symbol	Min	Тур	Max	Units
DC Power Supply	VA	4.75	5.0	5.25	V
	VL	1.8	-	VA	V
Specified Temperature Range -KS & -	KZ T <sub>A</sub>	-10	-	70	°C

## ABSOLUTE MAXIMUM RATINGS (AGND = 0 V; all voltages with respect to ground.)

Parameters	Symbol	Min	Max	Units
DC Power Supply	VA	-0.3	6.0	V
	VL	-0.3	VA	V
Input Current, Any Pin Except Supplies	I <sub>in</sub>	-	±10	mA
Digital Input Voltage	$V_{IND}$	-0.3	VL+0.4	V
Ambient Operating Temperature (power applied)	T <sub>A</sub>	-55	125	°C
Storage Temperature	T <sub>stg</sub>	-65	150	°C

WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.



**ANALOG CHARACTERISTICS** (Test conditions (unless otherwise specified): Input test signal is a 997 Hz sine wave at 0 dBFS; measurement bandwidth is 10 Hz to 20 kHz; Test load  $R_L$  = 5 k $\Omega$ ,  $C_L$  = 10 pF)

				VA = 5 V	,	
Parameter		Symbol	Min	Тур	Max	Unit
Dynamic Performance						•
Dynamic Range	(Note 1)					
	unweighted		100	105	-	dB
	A-Weighted		103	108	-	dB
40 kHz Bandwidth	A-Weighted		-	102	-	dB
Total Harmonic Distortion + Noise	(Note 1,2)	THD+N				
	0 dB		-	-94	-89	dB
	-20 dB		-	-85	-	dB
	-60 dB		-	-45	-40	dB
Idle Channel Noise / Signal-to-Noise Ratio			-	108	-	dB
Interchannel Isolation	(1 kHz)		-	100	-	dB
Power Supplies						
Power Supply Current	normal operation	I <sub>A</sub> + I <sub>L</sub>	-	17	35	mA
	power-down state	$I_A + I_L$	-	60	-	μΑ
Power Dissipation						
	normal operation		-	85	175	mW
	power-down		-	0.3	-	mW
Power Supply Rejection Ratio (1 kHz)	(Note 3)	PSRR	-	60	-	dB
	(60 Hz)		-	40	-	dB

Parameter	Symbol	Min	Тур	Max	Units
Analog Output					
Full Scale Differential Output Voltage		1.05VA	1.1VA	1.15VA	Vpp
Common Mode Voltage	CMOUT	-	0.43VA	-	VDC
Interchannel Gain Mismatch		-	0.1	-	dB
Gain Drift		-	100	-	ppm/°C
AC-Load Resistance	$R_L$	5	-	-	kΩ
Load Capacitance	CL	-	-	100	pF



## **ANALOG CHARACTERISTICS** (continued)

Parameter		Symbol	Min	Тур	Max	Unit
Combined Digital and On-chip Analog	Filter Response - Si	ingle Spee	ed Mode			
Passband	(Note 3)					
	to -0.05 dB corner		0	-	.4535	Fs
	to -3 dB corner		0	-	.4998	Fs
Frequency Response 10 Hz to 20 kHz			02	-	+.035	dB
StopBand			.5465	-	-	Fs
StopBand Attenuation	(Note 5)		50	-	-	dB
Group Delay		tgd	-	9/Fs	-	s
Passband Group Delay Deviation	0 - 20 kHz		-	±0.36/Fs	-	S
De-emphasis Error (Relative to 1 kHz)						
Control Port Mode	Fs = 32  kHz		-	-	+.2/1	dB
	Fs = 44.1  kHz		-	-	+.05/14	dB
	Fs = 48  kHz		-	-	+0/.22	dB
Stand-Alone Mode	Fs = 44.1 kHz		-	-	+.05/14	dB
Combined Digital and On-chip Analog	Filter Response - D	ouble Spe	ed Mode			
Passband	(Note 4)					
	to -0.1 dB corner		0	-	.4621	Fs
	to -3 dB corner		0	-	.4982	Fs
Frequency Response 10 Hz to 20 kHz			-0.1	-	0	dB
StopBand			.577	-	-	Fs
StopBand Attenuation	(Note 5)		55	-	-	dB
Group Delay		tgd	-	9/Fs	-	s
Passband Group Delay Deviation	0 - 20 kHz		-	±0.23/Fs	-	s
On-chip Analog Filter Response - Quad	l Speed Mode					
Passband	(Note 4)					
	to -3 dB corner		0	-	0.25	Fs
Frequency Response 10 Hz to 20 kHz			-0.7	-	0	dB
On-chip Analog Filter Response - DSD	Mode					
Passband	(Note 4)					
	to -3 dB corner		0	-	1.0	Fs
Frequency Response 10 Hz to 20 kHz			-0.7	-	0	dB
<del></del>						

Notes: 1. Triangular PDF dithered data.

- 2. THD+N specifications for 48 kHz sample rates are made over a 20 kHz Bandwidth.
- 3. Valid with the recommended capacitor values on FILT+ and CMOUT as shown in Figure 1. Increasing the capacitance will also increase the PSRR.
- 4. Response is clock dependent and will scale with Fs. Note that the response plots (Figures 18-25) have been normalized to Fs and can be de-normalized by multiplying the X-axis scale by Fs.
- 5. For Single-Speed Mode, the Measurement Bandwidth is 0.5465 Fs to 3 Fs. For Double-Speed Mode, the Measurement Bandwidth is 0.577 Fs to 1.4 Fs.



## **DIGITAL CHARACTERISTICS** (AGND = 0 V; all voltages with respect to ground.)

Parameters	Symbol	Min	Тур	Max	Units
High-Level Input Voltage	V <sub>IH</sub>	70%	-	-	VL
Low-Level Input Voltage	V <sub>IL</sub>		-	20%	VL
Input Leakage Current	I <sub>in</sub>	-	-	±10	μΑ
Input Capacitance		-	8	-	pF
Maximum MUTEC Drive Current		-	3	-	mA



## **SWITCHING CHARACTERISTICS - PCM MODES** (Inputs: Logic 0 = 0 V, Logic 1 = VL)

Parameters	Symbol	Min	Тур	Max	Units
Input Sample Rate	Fs	4	-	200	kHz
LRCK Duty Cycle		45	50	55	%
MCLK Duty Cycle		40	50	60	%
SCLK Frequency		-	-	MCLK/2	Hz
SCLK Frequency (N	ote 6)	-	-	MCLK/4	Hz
SCLK rising to LRCK edge delay	t <sub>slrd</sub>	20	-	-	ns
SCLK rising to LRCK edge setup time	t <sub>slrs</sub>	20	-	-	ns
SDATA valid to SCLK rising setup time	t <sub>sdlrs</sub>	20	-	-	ns
SCLK rising to SDATA hold time	t <sub>sdh</sub>	20	-	-	ns

Notes: 6. This serial clock is available only in Control Port Mode when the MCLK Divide bit is enabled.




Figure 1. Serial Mode Input Timing



## **SWITCHING CHARACTERISTICS - DSD** (Logic 0 = AGND = DGND; Logic 1 = VL)

Parameter	Symbol	Min	Тур	Max	Unit
MCLK Duty Cycle		40	50	60	%
SCLK Pulse Width Low	t <sub>sclkl</sub>	20	-	-	ns
SCLK Pulse Width High	t <sub>sclkh</sub>	20	-	-	ns
SCLK Period	t <sub>sclkw</sub>	20	-	-	ns
SDIN valid to SCLK rising setup time	t <sub>sdlrs</sub>	20	-	-	ns
SCLK rising to SDIN hold time	t <sub>sdh</sub>	20	-	-	ns




Figure 2. Direct Stream Digital - Serial Audio Input Timing



# SWITCHING CHARACTERISTICS - $I^2C$ CONTROL PORT (Inputs: logic 0 = AGND, logic 1 = VL)

Parameter	Symbol	Min	Max	Unit
I <sup>2</sup> C <sup>®</sup> Mode				•
SCL Clock Frequency	f <sub>scl</sub>	-	100	KHz
RST Rising Edge to Start	t <sub>irs</sub>	500	-	ns
Bus Free Time Between Transmissions	t <sub>buf</sub>	4.7	-	μs
Start Condition Hold Time (prior to first clock pulse)	t <sub>hdst</sub>	4.0	-	μs
Clock Low time	t <sub>low</sub>	4.7	-	μs
Clock High Time	t <sub>high</sub>	4.0	-	μs
Setup Time for Repeated Start Condition	t <sub>sust</sub>	4.7	-	μs
SDA Hold Time from SCL Falling (Note 7)	t <sub>hdd</sub>	0	-	μs
SDA Setup time to SCL Rising	t <sub>sud</sub>	250	-	ns
Rise Time of Both SDA and SCL Lines	t <sub>r</sub>	-	1	μs
Fall Time of Both SDA and SCL Lines	t <sub>f</sub>	-	300	ns
Setup Time for Stop Condition	t <sub>susp</sub>	4.7	-	μs

Notes: 7. Data must be held for sufficient time to bridge the 300 ns transition time of SCL.




Figure 3. I<sup>2</sup>C Control Port Timing



# **SWITCHING CHARACTERISTICS - SPI CONTROL PORT** (Inputs: logic 0 = AGND, logic 1 = VL)

Parameter	Symbol	Min	Max	Unit	
SPI Mode	1				l
CCLK Clock Frequency		f <sub>sclk</sub>	-	6	MHz
RST Rising Edge to CS Falling		t <sub>srs</sub>	500	-	ns
CCLK Edge to CS Falling	(Note 8)	t <sub>spi</sub>	500	-	ns
CS High Time Between Transmissions		t <sub>csh</sub>	1.0	-	μs
CS Falling to CCLK Edge		t <sub>css</sub>	20	-	ns
CCLK Low Time		t <sub>scl</sub>	66	-	ns
CCLK High Time		t <sub>sch</sub>	66	-	ns
CDIN to CCLK Rising Setup Time		t <sub>dsu</sub>	40	-	ns
CCLK Rising to DATA Hold Time	(Note 9)	t <sub>dh</sub>	15	-	ns
Rise Time of CCLK and CDIN	(Note 10)	t <sub>r2</sub>	-	100	ns
Fall Time of CCLK and CDIN	(Note 10)	t <sub>f2</sub>	-	100	ns

Notes: 8.  $t_{spi}$  only needed before first falling edge of  $\overline{CS}$  after  $\overline{RST}$  rising edge.  $t_{spi} = 0$  at all other times.

- 9. Data must be held for sufficient time to bridge the transition time of CCLK.
- 10. For  $F_{SCK} < 1 \text{ MHz}$




Figure 4. SPI Control Port Timing



#### 2. TYPICAL CONNECTION DIAGRAMS




Figure 5. Typical Connection Diagram - PCM Mode

<sup>\*</sup> A high logic level for all digital inputs should not exceed VL.






Figure 6. Typical Connection Diagram - DSD Mode
\* A high logic level for all digital inputs should not exceed VL.



#### 3. REGISTER QUICK REFERENCE

\*\* "default" ==> bit status after power-up-sequence or reset\*\*

#### 3.1 MODE CONTROL 1 (ADDRESS 01H)

7	6	5	4	3	2	1	0
AMUTE	DIF2	DIF1	DIF0	DEM1	DEM0	FM1	FM0
1	0	0	0	0	0	0	0

AMUTE (Auto-mute)

Default = '1'.

0 - Disabled

1 - Enabled

DIF2, DIF1 and DIF0 (Digital Interface Format - PCM Modes). See Table 1

Default = '0'.

000 - Format 0, Left Justified, up to 24-bit data

001 - Format 1, I<sup>2</sup>S, up to 24-bit data

010 - Format 2, Right Justified, 16-bit Data

011 - Format 3, Right Justified, 24-bit Data

100 - Format 4, Right Justified, 20-bit Data

101 - Format 5, Right Justified, 18-bit Data

110 - Reserved

111 - Reserved

DIF2, DIF1 and DIF0 (Digital Interface Format - DSD Mode Only). See Table 2

Default = '0'.

000 - Format 0, 64x oversampled DSD data with a 4x MCLK to DSD data rate

001 - Format 1, 64x oversampled DSD data with a 6x MCLK to DSD data rate

010 - Format 2, 64x oversampled DSD data with a 8x MCLK to DSD data rate

011 - Format 3, 64x oversampled DSD data with a 12x MCLK to DSD data rate

100 - Format 4, 128x oversampled DSD data with a 2x MCLK to DSD data rate

101 - Format 5, 128x oversampled DSD data with a 3x MCLK to DSD data rate

110 - Format 6, 128x oversampled DSD data with a 4x MCLK to DSD data rate

111 - Format 7, 128x oversampled DSD data with a 6x MCLK to DSD data rate

DEM1, DEM0 (De-Emphasis Mode). See Table 3

Default = '00'.

00 - No De-emphasis

01 - 44.1 kHz De-Emphasis

10 - 48 kHz De-Emphasis

11 - 32 kHz De-Emphasis

FM1, FM0 (Functional Mode). See Table 4

Default = '00'.

00 - Single-Speed Mode (4 to 50 kHz sample rates)

01 - Double-Speed Mode (50 to 100 kHz sample rates)

10 - Quad-Speed Mode (100 to 200 kHz sample rates)

11 - Direct Stream Digital Mode



#### 3.2 VOLUME AND MIXING CONTROL (ADDRESS 02H)

7	6	5	4	3	2	1	0
A = B	Soft	Zero Cross	ATAPI4	ATAPI3	ATAPI2	ATAPI1	ATAPI0
0	1	0	0	1	0	0	1

A = B (Channel A Volume = Channel B Volume)

Default = '0'.

0 - AOUTA volume is determined by register 03h and AOUTB volume is determined by register 04h.

1 - AOUTA and AOUTB volumes are determined by register 03h and register 04h is ignored.

Soft & Zero Cross (Soft control and zero cross detection control)

Default = '10'.

SoftZero CrossMode

00 Changes take effect immediately

01 Changes take effect on zero crossings

10 Changes take effect with a soft ramp (default)

11 Changes take effect in 1/8 dB steps on each zero crossing

ATAPI 0-4 (Channel mixing and muting). See Table 6

Default = '01001', (Stereo)

AOUTA = Left Channel

AOUTB = Right Channel

#### 3.3 CHANNEL A VOLUME CONTROL (ADDRESS 03H)

See Channel B Volume Control (address 04h)

#### 3.4 CHANNEL B VOLUME CONTROL (ADDRESS 04H)

7	6	5	4	3	2	1	0
MUTE	VOL6	VOL5	VOL4	VOL3	VOL2	VOL1	VOL0
0	0	0	0	0	0	0	0

**MUTE** 

Default = '0'

0 - Disabled

1 - Enabled

Volume

Default = '0'

(Refer to Table 7)



## 3.5 MODE CONTROL 2 (ADDRESS 05H)

7	6	5	4	3	2	1	0
INVERT_A	INVERT_B	CPEN	PDN	MUTEC A = B	FREEZE	MCLK Divide	Reserved
0	0	1	1	0	0	0	0

INVERT\_A (Invert Channel A)

Default = '0'.

0 - Disabled

1 - Enabled

INVERT\_B (Invert Channel B)

Default = '0'.

0 - Disabled

1 - Enabled

CPEN (Control Port Enable)

Default = '0'

0 - Disabled (Stand-Alone Mode)

1 - Enabled (Control Port Mode)

PDN (Power-Down)

Default ='1'.

0 - Disabled

1 - Enabled

MUTEC A=B

Default = '0'.

0 - Disabled

1 - Enabled

*FREEZE* 

Default = 0.

0 - Disabled

1 - Enabled

MCLK Divide

Default = 0.

0 - Disabled

1 - Enabled



#### 4. REGISTER DESCRIPTION

\*\* All register access is R/W in I<sup>2</sup>C mode and write only in SPI mode \*\*

#### 4.1 MODE CONTROL 1 - ADDRESS 01H

7	6	5	4	3	2	1	0
AMUTE	DIF2	DIF1	DIF0	DEM1	DEM0	FM1	FM0

## 4.1.1 Auto-Mute (Bit 7)

#### Function:

The Digital-to-Analog converter output will mute following the reception of 8192 consecutive audio samples of static 0 or -1. A single sample of non-static data will release the mute. Detection and muting is done independently for each channel. (However, Auto-Mute detection and muting can become dependent on either channel if the Mute A = B function is enabled.) The common mode on the output will be retained and the Mute Control pin for that channel will go active during the mute period. The muting function is effected, similar to volume control changes, by the Soft and Zero Cross bits in the Volume and Mixing Control register.

## 4.1.2 Digital Interface Formats (Bits 6:4)

#### Function:

PCM Mode - The required relationship between the Left/Right clock, serial clock and serial data is defined by the Digital Interface Format and the options are detailed in Table 2 and Figures 7-24.

DSD Mode - The relationship between the oversampling ratio of the DSD audio data and the required Master clock to DSD data rate is defined by the Digital interface Format pins. Note that the Functional Mode registers must be set to DSD Mode.

See Table 1 (PCM Modes)

See Table 2 (DSD Mode)

## 4.1.3 De-Emphasis Control (Bits 3:2)

#### Function:

Implementation of the standard 15  $\mu$ s/50  $\mu$ s digital de-emphasis filter response, Figure 13, requires reconfiguration of the digital filter to maintain the proper filter response for 32, 44.1 or 48 kHz sample rates. NOTE: De-emphasis is available only in Single-Speed Mode.

See Table 3

## 4.1.4 Functional Mode (Bits 1:0)

#### Function:

Selects the required range of input sample rates or DSD Mode.

See Table 4



#### 4.2 VOLUME AND MIXING CONTROL (ADDRESS 02H)

7	6	5	4	3	2	1	0
A = B	Soft	Zero Cross	ATAPI4	ATAPI3	ATAPI2	ATAPI1	ATAPI0

## 4.2.1 Channel A Volume = Channel B Volume (Bit 7)

#### Function:

The AOUTA and AOUTB volume levels are independently controlled by the A and the B Channel Volume Control Bytes when this function is disabled. The volume on both AOUTA and AOUTB are determined by the A Channel Volume Control Byte and the B Channel Byte is ignored when this function is enabled.

## 4.2.2 Soft Ramp or Zero Cross Enable (Bits 6:5)

#### Function:

#### Soft Ramp Enable

Soft Ramp allows level changes, both muting and attenuation, to be implemented by incrementally ramping, in 1/8 dB steps, from the current level to the new level at a rate of 1dB per 8 left/right clock periods.

#### Zero Cross Enable

Zero Cross Enable dictates that signal level changes, either by attenuation changes or muting, will occur on a signal zero crossing to minimize audible artifacts. The requested level change will occur after a timeout period between 512 and 1024 sample periods (10.7 ms to 21.3 ms at 48 kHz sample rate) if the signal does not encounter a zero crossing. The zero cross function is independently monitored and implemented for each channel.

#### Soft Ramp and Zero Cross Enable

Soft Ramp and Zero Cross Enable dictates that signal level changes, either by attenuation changes or muting, will occur in 1/8 dB steps and be implemented on a signal zero crossing. The 1/8 dB level change will occur after a timeout period between 512 and 1024 sample periods (10.7 ms to 21.3 ms at 48 kHz sample rate) if the signal does not encounter a zero crossing. The zero cross function is independently monitored and implemented for each channel.

See Table 5

## 4.2.3 ATAPI Channel Mixing and Muting (Bits 4:0)

#### Function:

The CS4391A implements the channel mixing functions of the ATAPI CD-ROM specification.

See Table 6

#### 4.3 CHANNEL A VOLUME CONTROL - ADDRESS 03H

See Section 4.4 Channel B Volume Control - Address 04h



#### 4.4 CHANNEL B VOLUME CONTROL - ADDRESS 04H

7	6	5	4	3	2	1	0
MUTE	VOL6	VOL5	VOL4	VOL3	VOL2	VOL1	VOL0

## 4.4.1 Mute (Bit 7)

#### Function:

The Digital-to-Analog converter output will mute when enabled. The common mode voltage on the output will be retained. The muting function is effected, similiar to attenuation changes, by the Soft and Zero Cross bits in the Volume and Mixing Control register. The MUTEC pin for that channel will go active during the mute period if the Mute function is enabled. Both the AMUTEC and BMUTEC will go active if either MUTE register is enabled and the MUTEC A = B bit (register 5) is enabled.

## 4.4.2 Volume Control (Bits 6:0)

#### Function:

The digital volume control allows the user to attenuate the signal in 1 dB increments from 0 to -119 dB. Volume settings are decoded as shown in Table 7. The volume changes are implemented as dictated by the Soft and Zero Cross bits in the Volume and Mixing Control register. All volume settings less than -119 dB are equivalent to enabling the Mute bit.

#### 4.5 MODE CONTROL 2 - ADDRESS 05H

7	6	5	4	3	2	1	0
INVERT_A	INVERT_B	CPEN	PDN	MUTEC A = B	FREEZE	MCLK Divide	Reserved

## 4.5.1 Invert Signal Polarity (Bits 7:6)

#### Function:

When set, this bit inverts the signal polarity.

## 4.5.2 Control Port Enable (Bit 5)

#### Function:

This bit defaults to 0, allowing the device to power-up in Stand-Alone mode. The Control port mode can be accessed by setting this bit to 1. This will allow the operation of the device to be controlled by the registers and the pin definitions will conform to Control Port Mode. To accomplish a clean and click free power-up, the user should write 30h to register 5 within 10 ms following the release of Reset.

## 4.5.3 Power Down (Bit 4)

#### Function:

The device will enter a low-power state whenever this function is activated. The power-down bit defaults to 'enabled' on power-up and must be disabled before normal operation will begin. The contents of the control registers are retained when the device is in power-down.

## 4.5.4 AMUTEC = BMUTEC (Bit 3)

#### Function:

When this function is enabled, the individual controls for AMUTEC and BMUTEC are internally connected through a AND gate prior to the output pins. Therefore, the external AMUTEC and BMUTEC pins will go active only when the requirements for both AMUTEC and BMUTEC are valid.



## 4.5.5 Freeze (Bit 2)

#### Function:

This function allows modifications to the registers without the changes being taking effect until Freeze is disabled. To make multiple changes in the Control port registers take effect simultaneously, set the Freeze Bit, make all register changes, then Disable the Freeze bit.

## 4.5.6 Master Clock Divide (Bit 1)

#### Function:

This function allows the user to select an internal divide by 2 of the Master Clock. This selection is required to access the higher Master Clock rates as shown in Table 9.



#### 5. PIN DESCRIPTION - PCM DATA MODE

ъ.	<del></del>				
Reset	RST	_ <b>⊢</b> ]¹	20	AMUTEC	Channel A Mute Control
Logic Voltage	VL	<b>□</b> 2	19	AOUTA-	Differential Output
Serial Data	SDATA	<b>□</b> 3	18	AOUTA+	Differential Output
Serial Clock	SCLK	<b>□</b> 4	17	VA	Analog Power
Left/Right Clock	LRCK	<b>□</b> 5	16	AGND	Analog Ground
Master Clock	MCLK	<u></u> 6	15 🗀	AOUTB+	Differential Output
See Description	М3	<b>□</b> 7	14 🗀	AOUTB-	Differential Output
See Description	(SCL/CCLK) M2	<b>⊟</b> 8	13 🗖	<b>BMUTEC</b>	Channel B Mute Control
See Description	(SDA/CDIN) M1	<b>□</b> 9	12	CMOUT	Common Mode Voltage
See Description	(AD0/CS) M0	□10	11 🗀	FILT+	Positive Voltage Reference

#### Reset - RST

Pin 1, Input

Function:

Hardware Mode: The device enters a low power mode and the internal state machine is reset to the default setting when low. When high, the device becomes operational.

Control Port Mode: The device enters a low power mode and all internal registers are reset to the default settings, including the control port, when low. When high, the control port becomes operational and the PDN bit must be cleared before normal operation will occur. The control port can not be accessed when reset is low. The Control Port Enable Bit must also be enabled after a device reset.

RST is required to remain low until the power supplies and clocks are applied and stable.

#### Interface Power - VL

Pin 2, Input

Function:

Digital interface power supply. The voltage on this pin determines the logic level high threshold for the digital inputs.

#### Serial Audio Data - SDATA

Pin 3, Input

Function:

Two's complement MSB-first serial data is input on this pin. The data is clocked into SDATA via the serial clock and the channel is determined by the Left/Right clock. The required relationship between the Left/Right clock, serial clock and serial data is defined by the Mode Control Byte in Control Port Mode or the Mode Pins in Hardware Mode. The options are detailed in Figures 7-24.



#### Serial Clock - SCLK

Pin 4, Input

Function:

Clocks the individual bits of the serial data into the SDATA pin. The required relationship between the Left/Right clock, serial clock and serial data is defined by the Mode Control Byte in Control Port Mode or the Mode pins in Hardware Mode. The options are detailed in Figures 7-24.

#### Left / Right Clock - LRCK

Pin 5, Input

Function:

The Left / Right clock determines which channel is currently being input on the serial audio data input, SDATA. The frequency of the Left/Right clock must be at the input sample rate. Audio samples in Left/Right sample pairs will be simultaneously output from the digital-to-analog converter whereas Right/Left pairs will exhibit a one sample period difference. The required relationship between the Left/Right clock, serial clock and serial data is defined by the Mode Control Byte in Control Port Mode or the Mode pins in Stand-alone Mode. The options are detailed in Figures 7-24.

#### **Master Clock - MCLK**

Pin 6, Input

Function:

The master clock frequency must be either 256x, 384x, 512x, 768x or 1024x the input sample rate in Single Speed Mode; either 128x, 192x 256x, 384x or 512x the input sample rate in Double Speed Mode; or 64x, 96x 128x, 192x or 256 x the input sample rate in Quad Speed Mode. Tables 8-10 illustrate the standard audio sample rates and the required master clock frequencies.

Note: These clocking ratios are only available in Control Port Mode when the MCLK Divide bit is enabled.

#### Mode Select - M3, M2, M1 and M0 (Stand-alone Mode)

Pins 7, 8, 9 and 10 Inputs

Function:

The Mode Select Pins, M0-M3, select the operational mode of the device as detailed in Tables 11-15.

#### Mode Select - M3 (Control Port Mode)

Pin 7, Input

Function:

The Mode Select Pin, M3, is not used in PCM Control Port mode and should be terminated to ground.



#### Serial Control Interface Clock - SCL/CCLK (Control Port Mode)

Pin 8, Input

Function:

Clocks the serial control data into or from SDA/CDIN.

#### Serial Control Data I/O - SDA/CDIN (Control Port Mode)

Pin 9, Input/Output

Function:

In I<sup>2</sup>C mode, SDA is a data I/O line. CDIN is the input data line for the control port interface in SPI mode.

## Address Bit / Chip Select - AD0 / CS (Control Port Mode)

Pin 10. Input

Function:

In I<sup>2</sup>C mode, AD0 is a chip address bit.  $\overline{\text{CS}}$  is used to enable the control port interface in SPI mode. The device will enter the SPI mode at anytime a high to low transition is detected on this pin. Once the device has entered the SPI mode, it will remain until either the part is reset or undergoes a power-down cycle.

#### Positive Voltage Reference - FILT+

Pin 11, Output

Function:

Positive reference for internal sampling circuits. External capacitors are required from FILT+ to analog ground, as shown in Figures 5 and 6. The recommended values will typically provide 60 dB of PSRR at 1 kHz and 40 dB of PSRR at 60 Hz. FILT+ is not intended to supply external current. FILT+ has a typical source impedance of 250 k $\Omega$  and any current drawn from this pin will alter device performance.

#### **Common Mode Voltage - CMOUT**

Pin 12, Output

Function:

Filter connection for internal common mode reference voltage, typically 50% of VA. Capacitors must be connected from CMOUT to analog ground, as shown in Figures 5 and 6. CMOUT is not intended to supply external current. CMOUT has a typical source impedance of 250 k $\Omega$  and any current drawn from this pin will alter device performance.

#### Channel A and Channel B Mute Control - AMUTEC and BMUTEC

Pins 13 and 20, Outputs

Function:

The Mute Control pins go high during power-up initialization, reset, muting, master clock to left/right clock frequency ratio is incorrect or power-down. These pins are intended to be used as a control for an external mute circuit to prevent the clicks and pops that can occur in any single supply system. Use of Mute Control is not mandatory but recommended for designs requiring the absolute minimum in extraneous clicks and pops.



## Differential Analog Output - AOUTB+, AOUTB- and AOUTA+, AOUTA-

Pins 14, 15 and 18, 19, Outputs

Function:

The full scale differential analog output level is specified in the Analog Characteristics specifications table.

#### **Analog Ground - AGND**

Pin 16, Input

Function:

Analog ground reference.

#### **Analog Power - VA**

Pin 17, Input

Function:

Analog power supply.