

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







# CS49300 Family DSP

# Multi-Standard Audio Decoder Family

#### **Features**

- CS4930X: DVD Audio Sub-family
  - PES Layer decode for A/V sync DVD Audio Pack Layer Support
- Meridian Lossless Packing Specification (MLP)™
  Dolby Digital™, Dolby Pro Logic II™
- MPEG-2, Advanced Audio Coding Algorithm (AAC)
- MPEG Multichannel
- DTS Digital Surround™, DTS-ES Extended Surround™
- CS4931X: Broadcast Sub-family
- PES Layer decode for A/V sync
- Dolby Digital
- MPEG-2, Advanced Audio Coding Algorithm (AAC)
   MPEG-1 (Layers 1, 2, 3) Stereo
   MPEG-2 (Layers 2, 3) Stereo

- CS4932X: AVR Sub-family
- Dolby Digital, Dolby Pro Logic II
- DTS & DTS-ES decoding with integrated DTS tables Cirrus Original Surround 5.1 PCM Enhancement
- MPEG-2, Advanced Audio Coding Algorithm (AAC)
- MPEG Multichannel
- MP3 (MPEG-1, Layer 3)
- CS49330: General Purpose Audio DSP

  - THX<sup>®</sup> Surround EX<sup>™</sup> and THX<sup>®</sup> Ultra2 Cinema General Purpose AVR and Broadcast Audio Decoder (MPEG Multichannel, MPEG Stereo, MP3, C.O.S.)
  - Car Audio
- Features are a super-set of the CS4923/4/5/6/7/8/9
  - 8 channel output, including dual zone output capability

  - Dynamic Channel Remapability
    Supports up to 192 kHz Fs @ 24-bit throughput
  - Increased memory/MIPs
  - SRAM Interface for increased delay and buffer capability
  - **Dual-Precision Bass Manager**
  - Enhance your system functionality via firmware upgrades through the Crystal Ware TM Software Licensing Program

#### **Description**


The CS493XX is a family of multichannel audio decoders intended to supersede the CS4923/4/5/6/7/8/9 family as the leader of audio decoding in both the DVD, broadcast and receiver markets. The family will be split into parts tailored for each of these distinct market segments.

For the DVD market, parts will be offered which support Meridian Lossless Packing (MLP), Dolby Digital, Dolby Pro Logic II, MPEG Multichannel, DTS Digital Surround, DTS-ES, AAC, and subsets thereof. For the receiver market, parts will be offered which support Dolby Digital, Dolby Pro Logic II, MPEG Multichannel, DTS Digital Surround, DTS-ES, AAC, and various virtualizers and PCM enhancement algorithms such as HDCD<sup>®</sup>, DTS Neo:6<sup>TM</sup>, LOGIC7<sup>®</sup>, and SRS Circle Surround II<sup>®</sup>. For the broadcast market, parts will be offered which support Dolby Digital, AAC, MPEG-1, Layers 1,2 and 3, MPEG-2, Layers 2 and

Under the Crystal brand, Cirrus Logic is the only single supplier of high-performance 24-bit multi-standard audio DSP decoders, DSP firmware, and high-resolution data converters. This combination of DSPs, system firmware, and data converters simplify rapid creation of world-class high-fidelity digital audio products for the Internet age.

#### Ordering Information: See page 87

	APPLICATION	CORE DECODER FUNCTIONALITY
CS49300	DVD Audio	MLP, AC-3, AAC, DTS, MPEG 5.1, MP3, etc.
CS49310	Broadcast	AAC, AC-3, MPEG Stereo, MP3, etc.
CS49311	Broadcast	AAC, MPEG Stereo, MP3, etc.
CS49312	Broadcast	AC-3, MPEG Stereo, MP3, etc.
CS49325	AVR	AC-3, COS, MPEG 5.1, MP3, etc.
CS49326	AVR	AC-3, DTS, COS, MPEG 5.1, MP3, etc.
CS49329	AVR	AC-3, AAC, DTS, MPEG 5.1, MP3, etc.
CS49330	Car Audio DSP	Car Audio Code
CS49330	General Purpose	MPEG 5.1, MPEG Stereo, MP3, C.O.S., etc
CS49330	Post-Processor	DPP, THX Surround EX, THX Ultra2 Cinema





## **TABLE OF CONTENTS**

1.	CHARACTERISTICS AND SPECIFICATIONS	7
	1.1 Specified Operating Conditions	
	1.2 Absolute Maximum Ratings	7
	1.3 Thermal Data	
	1.4 Digital D.C. Characteristics	
	1.5 Power Supply Characteristics	8
	1.6 Switching Characteristics — RESET	9
	1.7 Switching Characteristics — CLKIN	
	1.8 Switching Characteristics — Intel <sup>®</sup> Host Mode	
	1.9 Switching Characteristics — Motorola® Host Mode	
	1.10 Switching Characteristics — SPITM Control Port	
	1.11 Switching Characteristics — $I^2C^{\oplus}$ Control Port	
	1.12 Switching Characteristics — Digital Audio Input	
	1.13 Switching Characteristics — Serial Bursty Data Input	
	1.14 Switching Characteristics — Parallel Data Input	
	·	
2.	FAMILY OVERVIEW	
	2.1 CS493XX Document Strategy	
	2.2 Multichannel Decoder Family of Parts	
3.	TYPICAL CONNECTION DIAGRAMS	
	3.1 Multiplexed Pins	
	3.2 Termination Requirements	
	3.3 Phase Locked Loop Filter	28
4.	POWER	35
	4.1 Decoupling	
	4.2 Analog Power Conditioning	
	4.3 Ground	
	4.4 Pads	35
5.	CLOCKING	35
6	CONTROL	36
υ.	6.1 Serial Communication	
	6.1.1 SPI Communication	
	6.1.2 I <sup>2</sup> C Communication	
	6.1.3 INTREQ Behavior: A Special Case	
	6.2 Parallel Host Communication	
	6.2.1 Intel Parallel Host Communication Mode	46
	6.2.2 Motorola Parallel Host Communication Mode	47
	6.2.3 Procedures for Parallel Host Mode Communication	48
7.	EXTERNAL MEMORY	51
	7.1 Non-Paged Memory	
	7.2 Paged Memory	
R	BOOT PROCEDURE & RESET	
٥.	8.1 Host Boot	
	8.1.1 Serial Download Sequence	
	8.1.2 Parallel Download Sequence	
	8.2 Autoboot	
	8.2.1 Autoboot INTREQ Behavior	
	8.3 Decreasing Autoboot Times Using GFABT Codes (Fast Autoboot)	
	8.3.1 Design Considerations when using GFABT Codes	



	8.4 Internal Boot	
	8.5 Application Failure Boot Message	
	8.6 Resetting the CS493XX	
	8.7 External Memory Examples	
	8.7.1 Non-Paged Autoboot Memory	
	8.7.2 32 Kilobyte Paged Autoboot Memory	
	8.8 CDB49300-MEMA.0	
	9. HARDWARE CONFIGURATION	
	10.DIGITAL INPUT & OUTPUT	
	10.1 Digital Audio Formats	
	10.1.1 I <sup>2</sup> S	
	10.1.2 Left Justified	
	10.1.3 Multichannel	
	10.2 Digital Audio Input Port	
	10.3 Compressed Data Input Port	
	10.4 Byte Wide Digital Audio Data Input	
	10.4.1 Parallel Delivery with Parallel Control	
	10.4.2 Parallel Delivery with Serial Control	
	10.5.1 IEC60958 Output	
	·	
	11.HARDWARE CONFIGURATION	
	11.1 Address Checking	
	11.2 Input Data Hardware Configuration	
	11.2.1 Input Configuration Considerations	
	11.3 Output Data Hardware Configuration	
	11.4 Creating Hardware Configuration Messages	
	12.PIN DESCRIPTIONS	
	13.ORDERING INFORMATION	
	14.PACKAGE DIMENSIONS	
	15.DOCUMENT REVISIONS	89
LIST OF	FIGURES	
		0
	Figure 1. RESET Timing	
	Figure 2. CLKIN with CLKSEL = VSS = PLL Enable	
	Figure 3. Intel <sup>®</sup> Parallel Host Mode Read Cycle	
	Figure 5. Motorola <sup>®</sup> Parallel Host Mode Read Cycle	11 12
	Figure 6. Motorola <sup>®</sup> Parallel Host Mode Write Cycle	13 13
	Figure 7. SPI Control Port Timing	
	Figure 8. I2C® Control Port Timing	
	Figure 9. Digital Audio Input Data, Master and Slave Clock Timing	19
	Figure 10. Serial Compressed Data Timing	
	Figure 11. Parallel Data Timing (when not in a parallel control mode)	
	Figure 12. Digital Audio Output Data, Input and Output Clock Timing	23
	Figure 13. I <sup>2</sup> C <sup>®</sup> Control	29
	Figure 14. I <sup>2</sup> C <sup>®</sup> Control with External Memory	30
	Figure 15. SPI Control	
	Figure 16. SPI Control with External Memory	
	Figure 17. Intel <sup>®</sup> Parallel Control Mode	33





	_
Figure 18. Motorola® Parallel Control Mode	
Figure 19. SPI Write Flow Diagram	
Figure 20. SPI Read Flow Diagram	
Figure 21. SPI Timing	
Figure 22. I2C® Write Flow Diagram	
Figure 23. I2C® Read Flow Diagram	
Figure 24. I2C® Timing	
Figure 24. Intel Mode, One-Byte Write Flow Diagram	46
Figure 25. Intel Mode, One-Byte Read Flow Diagram	
Figure 26. Motorola Mode, One-Byte Write Flow Diagram	48
Figure 27. Motorola Mode, One-Byte Read Flow Diagram	
Figure 28. Typical Parallel Host Mode Control Write Sequence Flow Diagram	49
Figure 29. Typical Parallel Host Mode Control Read Sequence Flow Diagram	
Figure 30. External Memory Interface	53
Figure 31. External Memory Read (16-bit address)	53
Figure 32. External Memory Write (16-bit address)	53
Figure 33. Typical Serial Boot and Download Procedure	
Figure 34. Typical Parallel Boot and Download Procedure	
Figure 35. Autoboot Timing Diagram	
Figure 36. Autoboot Sequence	
Figure 37. Autoboot INTREQ Behavior	
Figure 38. Fast Autoboot Sequence Using GFABT Codes	62
Figure 39. Performing a Reset	
Figure 40. Non-Paged Memory	
Figure 41. Example Contents of a Paged 32 Kilobytes External Memory	66
Figure 42. CDB49300-MEMA.0 Daughter Card for the CDB4923/30-REV-A.0	67
Figure 43. I <sup>2</sup> S Format	69
Figure 44. Left Justified Format (Rising Edge Valid SCLK)	69
Figure 45. Multichannel Format	70
TARLEO	
TABLES	
Table 1. PLL Filter Component Values	. 28
Table 2. Host Modes	. 36
Table 3. SPI Communication Signals	. 36
Table 4. I <sup>2</sup> C® Communication Signals	. 38
Table 5. Parallel Input/Output Registers	
Table 6. Intel Mode Communication Signals	
Table 7. Motorola Mode Communication Signals	
Table 8. Memory Interface Pins	
Table 9. Boot Write Messages	
Table 10. Boot Read Messages	
Table 11. Reduced Autoboot Times using GFABT8.LD, GFABT6.LD, and GFABT4.LD on	
CS493264-CL Rev. G DSP	
Table 12. Memory Requirements for Example 5.1, 6.1 and 7.1 Channel Systems	
Table 13. Digital Audio Input Port	. 70
Table 14. Compressed Data Input Port	
Table 15. Digital Audio Output Port	
Table 16. MCLK/SCLK Master Mode Ratios	
Table 17. Output Channel Mapping	
Table 18. Input Data Type Configuration	_
(Input Parameter A)	. 75
Table 19. Input Data Format Configuration	. •
(Input Parameter B)	75
(Input Parameter B)	. / .

**LIST OF** 





Table 20.	Input SCLK Polarity Configuration	
	(Input Parameter C)	77
Table 21.	Input FIFO Setup Configuration	
	(Input Parameter D)	77
Table 22.	Output Clock Configuration	
	(Parameter A)	78
Table 23.	Output Data Format Configuration	
	(Parameter B)	78
Table 24.	Output MCLK Configuration	
	(Parameter C)	79
Table 25.	Output SCLK Configuration	
	(Parameter D)	79
Table 26.	Output SCLK Polarity Configuration	
	(Parameter E)	79
Table 27.	Example Values to be Sent to CS493XX After Download or Soft Reset	81



#### **Contacting Cirrus Logic Support**

For a complete listing of Direct Sales, Distributor, and Sales Representative contacts, visit the Cirrus Logic web site at: <a href="http://www.cirrus.com">http://www.cirrus.com</a>

#### IMPORTANT NOTICE

Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN AIRCRAFT SYSTEMS, MILITARY APPLICATIONS, PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.

Dolby, Dolby Digital, AC-3, Pro Logic, Dolby Surround, Surround EX, Virtual Dolby Digital, MLP, MLP Lossless, AAC, the "AAC" logo, the "Dolby Digital" logo, "Dolby Digital with Pro Logic II" logo, "Dolby" and the double-"D" symbol are trademarks or registered trademarks of Dolby Laboratories, Inc. Supply of an implementation of Dolby Technology does not convey a license nor imply a right under any patent, or any other industrial or Intellectual Property Right of Dolby Laboratories, to use the Implementation in any finished end-user or ready-to-use final product. It is hereby notified that a license for such use is required from Dolby Laboratories.

DTS, DTS Digital Surround, DTS-ES Extended Surround, DTS Neo:6, DTS Virtual 5.1, the "DTS", "DTS-ES", "DTS Virtual 5.1" logos are trademarks or registered trademarks of the Digital Theater Systems, Inc. It is hereby notified that a third-party license from DTS is necessary to distribute software of DTS in any finished end-user or ready-to-use final product.

THX® Technology by Lucasarts Entertainment Company Corporation. THX is a registered trademark of Lucasarts Entertainment Company Corporation. Home THX is a registered trademark of Lucasfilm Ltd.



, HDCD®, High Definition Compatible Digital® and Pacific Microsonics™Inc. are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries. HDCD technology cannot be used or distributed without a license from Microsoft Licensing, Inc.

The "MPEG Logo" is a registered trademark of Philips Electronics N.V.

In regards to the MP3 capable functionality of the CS49300 Family DSP (via downloading of mp3\_493xxx\_vv.ld and mp3e\_493xxx\_vv.ld application codes) the following statements are applicable: "MPEG Layer-3 (MP3) audio coding technology licensed from Fraunhofer Gesellschaft and Thomson multimedia. Supply of this product only conveys a license for personal, private and non-commercial use."

SRS, Circle Surround, and TruSurround are registered trademarks of SRS Labs, Inc. The CIRCLE SURROUND TECHNOLOGY rights incorporated in the Cirrus Logic chip are owned by SRS Labs, Inc. and by Valence Technology Ltd., and licensed to Cirrus Logic, Inc.
Users of any Cirrus Logic chip containing enabled CIRCLE SURROUND TECHNOLOGY® (i.e., CIRCLE SURROUND® LICENSEES) must first sign a license to purchase production quantities for consumer electronics applications which may be granted upon submission of a preproduction sample to, and the satisfactory passing of performance verification tests performed by SRS Labs, Inc., or Valence Technology Ltd. E-mail requests for performance specifications and testing rate schedule may be made to cslicense@srslabs.com. SRS Labs, Inc. and Valence Technology, Ltd., reserve the right to decline a use license for any submission that does not pass performance specifications or is not in the consumer electronics classification.

All equipment manufactured using any Cirrus Logic chip containing enabled CIRCLE SURROUND® TECHNOLOGY must carry the Circle Surround® logo on the front panel in a manner approved in writing by SRS Labs, Inc., or Valence Technology Ltd. If the Circle Surround® logo is printed in users manuals, service manuals or advertisements, it must appear in a form approved in writing by SRS Labs, Inc., or Valence Technology, Ltd. The rear panel of Circle Surround® products, users manuals, service manuals, and all advertising must all carry the legends as described in LICENSOR'S most current version of the CIRCLE SURROUND Trademark Usage Manual.

Intel is a registered trademark of Intel Corporation.

Motorola and SPI are registered trademarks of Motorola, Inc.

Harman VMAx and LOGIC7 are registered trademarks of Harman International Industries, Inc.

I<sup>2</sup>C is a registered trademark of Philips Semiconductor.



#### 1. CHARACTERISTICS AND SPECIFICATIONS

(All Min/Max characteristics and specifications are guaranteed over the Specified Operating Conditions. Typical performance characteristics and specifications are derived from measurements taken at nominal supply voltages and  $T_A = 25$ °C.)

#### 1.1. Specified Operating Conditions

(AGND, DGND = 0 V; all voltages with respect to 0 V)

Parameter		Symbol	Min	Тур	Max	Unit
DC power supplies:	Positive digital	VD	2.37	2.5	2.63	V
	Positive analog	VA	2.37	2.5	2.63	V
	VA  -  VD		-	-	0.3	V
Ambient operating temperature		T <sub>A</sub>	0	-	70	°C

#### 1.2. Absolute Maximum Ratings

(AGND, DGND = 0 V; all voltages with respect to 0 V)

Parameter	Symbol	Min	Max	Unit	
DC power supplies:	Positive digital Positive analog   VA  –  VD	VA	-0.3 -0.3	2.75 2.75 0.3	V V V
Input current, any pin except supplies		I <sub>in</sub>	-	±10	mA
Digital input voltage		V <sub>IND</sub>	-0.3	3.63	V
Storage temperature		T <sub>stg</sub>	-65	150	°C

**CAUTION:** Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

#### 1.3. Thermal Data

 $(VA, VD[3:1] = 2.5 V \pm 5\%$ ; measurements performed under operating conditions)

Parameter	Symbol	Min	Тур	Max	Unit
Thermal Resistance (Junction to Ambient)  Two-layer Board (Note 1)  Four-layer Board (Note 2)	J~			44.5 36.3	°C / Watt
Thermal Resistance (Junction to Top of Package) Two-layer Board (Note 1) Four-layer Board (Note 2)	. , , -			2.0 3.8	°C / Watt

Notes: 1. Two-layer board is specified as a 76 mm X 114 mm, 1.6 mm thick FR-4 material with 1-oz copper covering 20 % of the top & bottom layers.

- 2. Four-layer board is specified as a 76 mm X 114 mm, 1.6 mm thick FR-4 material with 1-oz copper covering 20 % of the top & bottom layers and 0.5-oz copper covering 90 % of the internal power plane & ground plane layers.
- 3. To calculate the die temperature for a given power dissipation

 $T_i$  = Ambient Temperature + [ (Power Dissipation in Watts) \*  $\theta_{ia}$  ]

4. To calculate the case temperature for a given power dissipation

 $T_c = T_i$  - [ (Power Dissipation in Watts) \*  $\psi_{it}$ ]



## 1.4. Digital D.C. Characteristics

(VA, VD[3:1] =  $2.5 \text{ V} \pm 5\%$ ; measurements performed under static conditions.)

Parameter	Symbol	Min	Тур	Max	Unit
High-level input voltage	V <sub>IH</sub>	2.0	-	-	V
Low-level input voltage	V <sub>IL</sub>	-	-	0.8	V
High-level output voltage at $I_O = -2.0 \text{ mA}$	V <sub>OH</sub>	VD × 0.9	-	-	V
Low-level output voltage at I <sub>O</sub> = 2.0 mA	V <sub>OL</sub>	-	-	VD × 0.11	V
Input leakage current	I <sub>in</sub>	-	-	1.0	μΑ

## 1.5. Power Supply Characteristics

(VA, VD[3:1] = 2.5 V  $\pm$ 5%; measurements performed under operating conditions)

	Parameter	Symbol	Min	Тур	Max	Unit
Power supply current:	Digital operating: VD[3:1]		-	200	310	mA
	Analog operating: VA		1	1.7	4	mA



## 1.6. Switching Characteristics — RESET

(VA, VD[3:1] = 2.5 V  $\pm$ 5%; Inputs: Logic 0 = DGND, Logic 1 = VD,  $C_L$  = 20 pF)

Parameter		Symbol	Min	Max	Unit
RESET minimum pulse width low (-CL)	(Note 5)	T <sub>rstl</sub>	100	-	μs
RESET minimum pulse width low (-IL)	(Note 5)	T <sub>rstl</sub>	530	-	μs
All bidirectional pins high-Z after RESET low	(Note 6)	T <sub>rst2z</sub>	-	100	ns
Configuration bits setup before RESET high		T <sub>rstsu</sub>	50	-	ns
Configuration bits hold after RESET high		T <sub>rsthld</sub>	15	-	ns

Notes: 5. The minimum RESET pulse listed above is valid only when using the recommended pull-up/pull-down resistors on the RD, WR, PSEL and ABOOT mode pins. For Rev. D and older parts, pull-up/pull-down resistors may be 4.7 k or 3.3 k. For Rev. E and newer parts, pull-up/pull-down resistors must be 3.3 k.

6. This specification is characterized but not production tested.




Figure 1. RESET Timing

## 1.7. Switching Characteristics —

#### **CLKIN**

 $(VA, VD[3:1] = 2.5 V \pm 5\%$ ; Inputs: Logic 0 = DGND, Logic 1 = VD,  $C_1$  = 20 pF, PLL Enabled)

Parameter	Symbol	Min	Max	Unit
CLKIN period for internal DSP clock mode	T <sub>clki</sub>	35	3800	ns
CLKIN high time for internal DSP clock mode	T <sub>clkih</sub>	14	-	ns
CLKIN low time for internal DSP clock mode	T <sub>clkil</sub>	14	-	ns




Figure 2. CLKIN with CLKSEL = VSS = PLL Enable



## 1.8. Switching Characteristics — Intel® Host Mode

(VA, VD[3:1] = 2.5 V  $\pm$ 5%; Inputs: Logic 0 = DGND, Logic 1 = VD, C<sub>1</sub> = 20 pF)

Parameter		Symbol	Min	Max	Unit
Address setup before $\overline{\text{CS}}$ and $\overline{\text{RD}}$ low or $\overline{\text{CS}}$ and $\overline{\text{N}}$	WR low	T <sub>ias</sub>	5	-	ns
Address hold time after $\overline{\text{CS}}$ and $\overline{\text{RD}}$ low or $\overline{\text{CS}}$ and	WR low	T <sub>iah</sub>	5	-	ns
Delay between RD then CS low or CS then RD low	w	T <sub>icdr</sub>	0	8	ns
Data valid after CS and RD low	(Note 3)	T <sub>idd</sub>	-	21	ns
CS and RD low for read	(Note 1)	T <sub>irpw</sub>	DCLKP + 10	-	ns
Data hold time after CS or RD high		T <sub>idhr</sub>	5	-	ns
Data high-Z after CS or RD high	(Note 2)	T <sub>idis</sub>	-	22	ns
CS or RD high to CS and RD low for next read	(Note 1)	T <sub>ird</sub>	2*DCLKP + 10	-	ns
CS or RD high to CS and WR low for next write	(Note 1)	T <sub>irdtw</sub>	2*DCLKP + 10	-	ns
Delay between WR then CS low or CS then WR lo	ow	T <sub>icdw</sub>	0	8	ns
Data setup before CS or WR high		T <sub>idsu</sub>	20	-	ns
CS and WR low for write	(Note 1)	T <sub>iwpw</sub>	DCLKP + 10	-	ns
Data hold after CS or WR high		T <sub>idhw</sub>	5	-	ns
CS or WR high to CS and RD low for next read	(Note 1)	T <sub>iwtrd</sub>	2*DCLKP + 10	-	ns
CS or WR high to CS and WR low for next write	(Note 1)	T <sub>iwd</sub>	2*DCLKP + 10	-	ns

Notes: 1. Certain timing parameters are normalized to the DSP clock, DCLKP, in nanoseconds. DCLKP = 1/DCLK. The DSP clock can be defined as follows:

External CLKIN Mode:

DCLK == CLKIN/4 before and during boot

DCLK == CLKIN after boot

Internal Clock Mode:

DCLK == 10MHz before and during boot, i.e. DCLKP == 100ns

DCLK == 65 MHz after boot, i.e. DCLKP == 15.4ns

It should be noted that DCLK for the internal clock mode is application specific. The application code users guide should be checked to confirm DCLK for the particular application.

- 2. This specification is characterized but not production tested. A 470 ohm pull-up resistor was used for characterization to minimize the effects of external bus capacitance.
- 3. See T<sub>idd</sub> from Intel Host Mode in Table 6 on page 46






Figure 3. Intel® Parallel Host Mode Read Cycle




Figure 4. Intel<sup>®</sup> Parallel Host Mode Write Cycle



# 1.9. Switching Characteristics — Motorola® Host Mode

(VA, VD[3:1] = 2.5 V  $\pm$ 5%; Inputs: Logic 0 = DGND, Logic 1 = VD, C<sub>1</sub> = 20 pF)

Parameter		Symbol	Min	Max	Unit
Address setup before $\overline{\text{CS}}$ and $\overline{\text{DS}}$ low		T <sub>mas</sub>	5	-	ns
Address hold time after CS and DS low		T <sub>mah</sub>	5	-	ns
Delay between $\overline{\text{DS}}$ then $\overline{\text{CS}}$ low or $\overline{\text{CS}}$ then $\overline{\text{DS}}$ low		T <sub>mcdr</sub>	0	∞	ns
Data valid after $\overline{\text{CS}}$ and $\overline{\text{DS}}$ low with $R/\overline{W}$ high	(Note 3)	T <sub>mdd</sub>	-	21	ns
CS and DS low for read	(Note 1)	T <sub>mrpw</sub>	DCLKP + 10	-	ns
Data hold time after CS or DS high after read		T <sub>mdhr</sub>	5	-	ns
Data high-Z after CS or DS high after read	(Note 2)	T <sub>mdis</sub>	-	22	ns
CS or DS high to CS and DS low for next read	(Note 1)	T <sub>mrd</sub>	2*DCLKP + 10	-	ns
CS or DS high to CS and DS low for next write	(Note 1)	T <sub>mrdtw</sub>	2*DCLKP + 10	-	ns
Delay between $\overline{\text{DS}}$ then $\overline{\text{CS}}$ low or $\overline{\text{CS}}$ then $\overline{\text{DS}}$ low		T <sub>mcdw</sub>	0	∞	ns
Data setup before CS or DS high		T <sub>mdsu</sub>	20	-	ns
CS and DS low for write	(Note 1)	T <sub>mwpw</sub>	DCLKP + 10	-	ns
R/W setup before CS AND DS low		T <sub>mrwsu</sub>	5	-	ns
R/W hold time after CS or DS high		T <sub>mrwhld</sub>	5	-	ns
Data hold after CS or DS high		$T_{mdhw}$	5	-	ns
CS or DS high to CS and DS low with R/W high for r	next read (Note 1)	T <sub>mwtrd</sub>	2*DCLKP + 10	-	ns
CS or DS high to CS and DS low for next write	(Note 1)	$T_{mwd}$	2*DCLKP + 10	-	ns

Notes: 1. Certain timing parameters are normalized to the DSP clock, DCLKP, in nanoseconds. DCLKP = 1/DCLK. The DSP clock can be defined as follows:

External CLKIN Mode:

DCLK == CLKIN/4 before and during boot

DCLK == CLKIN after boot

Internal Clock Mode:

DCLK == 10MHz before and during boot, i.e. DCLKP == 100ns

DCLK == 65 MHz after boot, i.e. DCLKP == 15.4ns

It should be noted that DCLK for the internal clock mode is application specific. The application code users guide should be checked to confirm DCLK for the particular application.

- 2. This specification is characterized but not production tested. A 470 ohm pull-up resistor was used for characterization to minimize the effects of external bus capacitance.
- 3. See T<sub>mdd</sub> from Motorola Host Mode in Table 7 on page 47






Figure 5. Motorola® Parallel Host Mode Read Cycle




Figure 6. Motorola® Parallel Host Mode Write Cycle



### 1.10. Switching Characteristics — SPI™ Control Port

 $(VA, VD[3:1] = 2.5 V \pm 5\%$ ; Inputs: Logic 0 = DGND, Logic 1 = VD,  $C_1 = 20 pF$ )

Parameter		Symbol	Min	Max	Units
SCCLK clock frequency	(Note 1)	f <sub>sck</sub>	-	2000	kHz
CS falling to SCCLK rising		t <sub>css</sub>	20	-	ns
Rise time of SCCLK line	(Note 7)	t <sub>r</sub>	-	50	ns
Fall time of SCCLK lines	(Note 7)	t <sub>f</sub>	-	50	ns
SCCLK low time		t <sub>scl</sub>	150	-	ns
SCCLK high time		t <sub>sch</sub>	150	-	ns
Setup time SCDIN to SCCLK rising		t <sub>cdisu</sub>	50	-	ns
Hold time SCCLK rising to SCDIN	(Note 2)	t <sub>cdih</sub>	50	-	ns
Transition time from SCCLK to SCDOUT valid	(Note 3)	t <sub>scdov</sub>	-	40	ns
Time from SCCLK rising to INTREQ rising	(Note 4)	t <sub>scrh</sub>	-	200	ns
Rise time for INTREQ	(Note 4)	t <sub>rr</sub>	-	(Note 6)	ns
Hold time for INTREQ from SCCLK rising	(Note 5, 7)	t <sub>scrl</sub>	0	-	ns
Time from SCCLK falling to CS rising		t <sub>sccsh</sub>	20	-	ns
High time between active CS		t <sub>csht</sub>	200	-	ns
Time from CS rising to SCDOUT high-Z	(Note 7)	t <sub>cscdo</sub>		20	ns

- Notes: 1. The specification f<sub>sck</sub> indicates the maximum speed of the hardware. The system designer should be aware that the actual maximum speed of the communication port may be limited by the software. The relevant application code user's manual should be consulted for the software speed limitations.
  - 2. Data must be held for sufficient time to bridge the 50 ns transition time of SCCLK.
  - 3. SCDOUT should *not* be sampled during this time period.
  - 4. INTREQ goes high only if there is no data to be read from the DSP at the rising edge of SCCLK for the second-to-last bit of the last byte of data during a read operation as shown.
  - 5. If INTREQ goes high as indicated in (Note 4), then INTREQ is guaranteed to remain high until the next rising edge of SCCLK. If there is more data to be read at this time, INTREQ goes active low again. Treat this condition as a new read transaction. Raise chip select to end the current read transaction and then drop it, followed by the 7-bit address and the  $R/\overline{W}$  bit (set to 1 for a read) to start a new read transaction.
  - 6. With a 3.3k Ohm pull-up resistor this value is typically 260ns. As this pin is open drain adjusting the pull up value will affect the rise time.
  - 7. This time is by design and not tested.




Figure 7. SPI Control Port Timing



# 1.11. Switching Characteristics — I<sup>2</sup>C<sup>®</sup> Control Port

 $(VA, VD[3:1] = 2.5 V \pm 5\%$ ; Inputs: Logic 0 = DGND, Logic 1 = VD,  $C_L = 20 pF$ )

Parameter		Symbol	Min	Max	Units
SCCLK clock frequency	(Note 1)	f <sub>scl</sub>		400	kHz
Bus free time between transmissions		t <sub>buf</sub>	4.7		μs
Start-condition hold time (prior to first clock pulse)		t <sub>hdst</sub>	4.0		μs
Clock low time		t <sub>low</sub>	1.2		μs
Clock high time		t <sub>high</sub>	1.0		μs
SCDIO setup time to SCCLK rising		t <sub>sud</sub>	250		ns
SCDIO hold time from SCCLK falling	(Note 2)	t <sub>hdd</sub>	0		μs
Rise time of SCCLK	(Note 3), (Note 7)	t <sub>r</sub>		50	ns
Fall time of SCCLK	(Note 7)	t <sub>f</sub>		300	ns
Time from SCCLK falling to CS493XX ACK		t <sub>sca</sub>		40	ns
Time from SCCLK falling to SCDIO valid during read	operation	t <sub>scsdv</sub>		40	ns
Time from SCCLK rising to INTREQ rising	(Note 4)	t <sub>scrh</sub>		200	ns
Hold time for INTREQ from SCCLK rising	(Note 5)	t <sub>scrl</sub>	0		ns
Rise time for INTREQ	(Note 6)	t <sub>rr</sub>		**	ns
Setup time for stop condition		t <sub>susp</sub>	4.7		μs

- Notes:. 1. The specification f<sub>scl</sub> indicates the maximum speed of the hardware. The system designer should be aware that the actual maximum speed of the communication port may be limited by the software. The relevant application code user's manual should be consulted for the software speed limitations.
  - 2. Data must be held for sufficient time to bridge the 300-ns transition time of SCCLK. This hold time is by design and not tested.
  - 3. This rise time is *shorter* than that recommended by the I<sup>2</sup>C specifications. For more information, see Section 6.1, "Serial Communication" on page 36.
  - 4. INTREQ goes high only if there is no data to be read from the DSP at the rising edge of SCCLK for the last data bit of the last byte of data during a read operation as shown.
  - 5. If INTREQ goes high as indicated in Note 8, then INTREQ is guaranteed to remain high until the next rising edge of SCCLK. If there is more data to be read at this time, INTREQ goes active low again. Treat this condition as a new read transaction. Send a new start condition followed by the 7-bit address and the R/W bit (set to 1 for a read). This time is by design and is not tested.
  - 6. With a 3.3k Ohm pull-up resistor this value is typically 260ns. As this pin is open drain adjusting the pull up value will affect the rise time.
  - 7. This time is by design and not tested.




Figure 8. I<sup>2</sup>C<sup>®</sup> Control Port Timing



#### 1.12. Switching Characteristics — Digital Audio Input

 $(VA, VD[3:1] = 2.5 V \pm 5\%; Inputs: Logic 0 = DGND, Logic 1 = VD, C_1 = 20 pF)$ 


Parameter		Symbol	Min	Max	Unit
SCLKN1(2) period for both Master and Slave mode	(Note 1)	T <sub>sclki</sub>	40	-	ns
SCLKN1(2) duty cycle for Master and Slave mode	(Note 1)		45	55	%
Master Mode	(Note 1, 2)				
LRCLKN1(2) delay after SCLKN1(2) transition	(Note 3)	$T_{Irds}$	-	10	ns
SDATAN1(2) setup to SCLKN1(2) transition	(Note 4)	T <sub>sdsum</sub>	10	-	ns
SDATAN1(2) hold time after SCLKN1(2) transition	(Note 4)	T <sub>sdhm</sub>	5	-	ns
Slave Mode	(Note 5)				
Time from active edge of SCLKN1(2) to LRCLKN1(2) transit	tion	T <sub>stlr</sub>	10	-	ns
Time from LRCLKN1(2) transition to SCLKN1(2) active edge	Э	T <sub>Irts</sub>	10	-	ns
SDATAN1(2) setup to SCLKN1(2) transition	(Note 4)	T <sub>sdsus</sub>	5	-	ns
SDATAN1(2) hold time after SCLKN1(2) transition	(Note 4)	T <sub>sdhs</sub>	5	-	ns

Notes: 1. Master mode timing specifications are characterized, not production tested.

- 2. Master mode is defined as the CS493XX driving LRCLKN1(2) and SCLKN1(2). Master or Slave mode can be programmed.
- 3. This timing parameter is defined from the non-active edge of SCLKN1(2). The active edge of SCLKN1(2) is the point at which the data is valid.
- 4. This timing parameter is defined from the active edge of SCLKN1(2). The active edge of SCLKN1(2) is the point at which the data is valid.
- 5. Slave mode is defined as SCLKN1(2) and LRCLKN1(2) being driven by an external source.



# **MASTER MODE**



# **SLAVE MODE**




Figure 9. Digital Audio Input Data, Master and Slave Clock Timing



## 1.13. Switching Characteristics — Serial Bursty Data Input

(VA, VD[3:1] = 2.5 V  $\pm$ 5%; Inputs: Logic 0 = DGND, Logic 1 = VD,  $C_L$  = 20 pF)

Parameter	Symbol	Min	Max	Unit
Serial compressed data clock CMPCLK period	T <sub>cmpclk</sub>	-	27	MHz
CMPDAT setup before CMPCLK high	T <sub>cmpsu</sub>	5	-	ns
CMPDAT hold after CMPCLK high	T <sub>cmphld</sub>	3	-	ns
Delay from falling edge of CMPREQ to CMPCLK rising edge	T <sub>reqclk</sub>	0	-	ns

Notes: 1. CMPREQ signal is asynchronous to CLKIN and can change at any time relative to CLKIN.




Figure 10. Serial Compressed Data Timing



#### 1.14. Switching Characteristics — Parallel Data Input

 $(VA, VD[3:1] = 2.5 V \pm 5\%$ ; Inputs: Logic 0 = DGND, Logic 1 = VD,  $C_1 = 20 pF$ )

Parameter	Symbol	Min	Max	Unit
CMPCLK Period	T <sub>cmpclk</sub>	4*DCLK + 10	-	ns
DATA[7:0] setup before CMPCLK high	T <sub>cmpsu</sub>	10	-	ns
DATA[7:0] hold after CMPCLK high	T <sub>cmphld</sub>	10	-	ns
Delay from falling edge of CMPREQ to CMPCLK rising edge	T <sub>reqclk</sub>	0	-	ns

Notes: 1. CMPREQ signal is asynchronous to CLKIN and can change at any time relative to CLKIN.

2. Certain timing parameters are normalized to the DSP clock, DCLK, in nanoseconds. The DSP clock can be defined as follows:

External CLKIN Mode:

DCLK == CLKIN/4 before and during boot

DCLK == CLKIN after boot

Internal Clock Mode:

DCLK == 10MHz before and during boot, i.e. DCLK == 100ns

DCLK == 65 MHz after boot, i.e. DCLK == 15.4ns

It should be noted that DCLK for the internal clock mode is application specific. The application code users guide should be checked to confirm DCLK for the particular application.




Figure 11. Parallel Data Timing (when not in a parallel control mode)



#### 1.15. Switching Characteristics — Digital Audio Output


 $(VA, VD[3:1] = 2.5 V \pm 5\%; Inputs: Logic 0 = DGND, Logic 1 = VD, C_1 = 20 pF)$ 

Parameter		Symbol	Min	Max	Unit
MCLK period	(Note 1)	T <sub>mclk</sub>	40	-	ns
MCLK duty cycle	(Note 1)		40	60	%
SCLK period for Master or Slave mode	(Note 2)	T <sub>sclk</sub>	40	-	ns
SCLK duty cycle for Master or Slave mode	(Note 2)		45	55	%
Master Mode	(Note 2, 3)				
SCLK delay from MCLK rising edge, MCLK as a	n input	T <sub>sdmi</sub>		15	ns
SCLK delay from MCLK rising edge, MCLK as a	n output	T <sub>sdmo</sub>	<b>-</b> 5	10	ns
LRCLK delay from SCLK transition	(Note 4)	T <sub>Irds</sub>		10	ns
AUDATA2-0 delay from SCLK transition	(Note 4)	T <sub>adsm</sub>		10	ns
Slave Mode	(Note 5)				
Time from active edge of SCLKN1(2) to LRCLKN	N1(2) transition	T <sub>stlr</sub>	10	-	ns
Time from LRCLKN1(2) transition to SCLKN1(2)	active edge	T <sub>Irts</sub>	10	-	ns
AUDATA2-0 delay from SCLK transition	(Note 4, 6)	T <sub>adss</sub>		15	ns


Notes: 1. MCLK can be an input or an output. These specifications apply for both cases.

- 2. Master mode timing specifications are characterized, not production tested.
- 3. Master mode is defined as the CS493XX driving both SCLK and LRCLK. When MCLK is an input, it is divided to produce SCLK and LRCLK.
- 4. This timing parameter is defined from the non-active edge of SCLK. The active edge of SCLK is the point at which the data is valid.
- 5. Slave mode is defined as SCLK and LRCLK being driven by an external source.
- 6. This specification is characterized, not production tested.





#### **MASTER MODE**



## **SLAVE MODE**




Figure 12. Digital Audio Output Data, Input and Output Clock Timing



#### 2. FAMILY OVERVIEW

The CS49300 family contains system on a chip solutions for multichannel audio decompression and digital signal processing. The CS49300 family is split into 4 sub-families targeted at the DVD, broadcast and audio/video receiver (AVR), and effects and post processing markets.

This document focuses on the electrical features and characteristics of these parts. Different features are described from a hardware design perspective. It should be understood that not all of the features portrayed in this document are supported by all of the versions of application code available. The application code user's guides should be consulted to confirm which hardware features are supported by the software.

The parts use a combination of internal ROM and RAM. Depending on the application being used, a download of application software may be required each time the part is powered up. This document uses "download" and "code load" interchangeably. These terms should be interpreted as meaning the transfer of application code into the internal memory of the part from either an external microcontroller or through the autoboot procedure.

#### 2.1. CS493XX Document Strategy

The documents described below are integral in defining the functionality and usage of the CS39300 family of DSPs.

- 1) CS49300 Datasheet (*DS339*)
- 2) CS49300 Errata (*ER339*) This document contain updates/corrections/exceptions to the datasheet.
- 3) Application Note (AN162) This document contains firmware usage information for Broadcast Systems. It serves mainly to assist the microcontroller programmer but may also be highly useful to the system designer.
- 4) Application Note (*AN163*) This document contains firmware usage information for Outboard Decoder Systems e.g. AVR. It serves mainly to assist the microcontroller programmer but may also be highly useful to the system designer.

**Note:** Please also contact your local Cirrus Logic FAE to obtain other relevant documents

of new technology and also latest versions of the above mentioned documents.

# 2.2. Multichannel Decoder Family of Parts

**CS49300 - DVD Audio Decoder**. The CS49300 device is targeted at audio decoding in the DVD via ES or PES in a serial or parallel bursty fashion for MLP or for DVD Audio Pack Layer Support. (All the other decoding/processing algorithms listed below require delivery of PCM or IEC61937-packed compressed data via I<sup>2</sup>S or LJ formatted digital audio to the CS49300). Specifically the CS49300 will support all of the following decoding/processing standards:

- Meridian Lossless Packing<sup>™</sup> (MLP<sup>™</sup>)\* (for ES and PES data delivery only)
- DVD Audio Pack Layer Support\* (for ES and PES data delivery only)
- Dolby Digital<sup>™</sup> (AC-3<sup>™</sup>) with Dolby Pro Logic<sup>™</sup>
- Dolby Digital<sup>™</sup> with Dolby Pro Logic<sup>™</sup> plus Cirrus Extra Surround<sup>™</sup>
- Dolby Digital<sup>™</sup> with Dolby Pro Logic II<sup>™</sup>
- Dolby Digital<sup>™</sup> with Dolby Pro Logic II<sup>™</sup> plus Cirrus Extra Surround<sup>™</sup>
- Virtual Dolby Digital<sup>™</sup>
- MPEG-2, Advanced Audio Coding Algorithm (AAC)
- MPEG Multichannel
- MPEG Multichannel with Dolby Pro Logic II<sup>™</sup>
- MPEG Multichannel plus Cirrus Extra Surround<sup>™</sup>
- MPEG-1, Layer 3 (MP3)
- DTS Digital Surround<sup>™</sup>
- DTS Digital Surround<sup>™</sup> with Dolby Pro Logic II<sup>™</sup>
- DTS Digital Surround<sup>™</sup> plus Cirrus Extra Surround<sup>™</sup>
- DTS-ES Extended Surround<sup>™</sup> (DTS-ES Discrete 6.1 & Matrix 6.1)
- DTS Neo:6<sup>™</sup>
- LOGIC5<sup>®</sup> (5.1 Channel, Max Fs=48kHz and LOGIC7<sup>®</sup> (7.1 Channel, Max Fs=96kHz)
- VMAx VirtualTheater<sup>®</sup> (Virtual Dolby Digital)
- SRS TruSurround<sup>™</sup> (Virtual Dolby Digital and



- DTS Virtual 5.1<sup>™</sup> Versions)
- SRS Circle Surround<sup>™</sup> I/II
- HDCD<sup>®</sup>
- Cirrus P.D.F. (Dolby Pro Logic 2Fs Decoder and PCM Upsampler)
- Cirrus PL2\_2FS (Dolby Pro Logic II 2Fs Decoder and PCM Upsampler)

Please refer to the CS4932x/CS49330 Part Matrix vs. Code Matrix (PDF) document available from the CS49300 Web Site Page for the latest listing of audio decoding/processing algorithms. The part will also support PES layer decode for audio/video synchronization and DVD Audio Pack layer support. The CS49300 will support all of the above decoding and PCM processing standards.

CS4931X - Broadcast Sub-family. The CS4931X sub-family is targeted at audio decoding in the broadcast markets in systems such as digital TV, HDTV, set-top boxes and digital audio broadcast units (digital radios). Specifically the CS4931X sub-family will support the following decode standards:

- Dolby Digital<sup>™</sup> (AC-3<sup>™</sup>) with Dolby Pro Logic<sup>™</sup>
- MPEG-2, Advanced Audio Coding Algorithm (AAC)
- MPEG-1, Layers 1, 2 Stereo
- MPEG-1, Layers 3 (MP3) Stereo
- MPEG-2, Layer 2 Stereo
- MPEG-2, Layer 3 (MP3) Stereo

The part will also support PES layer decode for audio/video synchronization. The CS49310 will support all of the above decode standards while other parts in the CS4931X sub-family will decode subsets of the above audio decoding standards.

CS4932X - Audio/Video Receiver (AVR) Subfamily. The CS4932X sub-family is targeted at audio decoding in the audio/video receiver markets. Typical applications will include amplifiers with integrated decoding capability, outboard decoder pre-amplifiers, car radios and any system where the compressed audio is received in an IEC61937 format. Specifically the CS4932X sub-family will support the following decode standards:

 Dolby Digital<sup>™</sup> (AC-3<sup>™</sup>) with Dolby Pro Logic<sup>™</sup>

- Dolby Digital<sup>™</sup> with Dolby Pro Logic<sup>™</sup> plus Cirrus Extra Surround<sup>™</sup>
- Dolby  $\operatorname{Digital}^{\mathsf{TM}}$  with Dolby Pro Logic  $\operatorname{II}^{\mathsf{TM}}$
- Dolby Digital<sup>™</sup> with Dolby Pro Logic II<sup>™</sup> plus Cirrus Extra Surround<sup>™</sup>
- Virtual Dolby Digital<sup>™</sup>
- MPEG-2, Advanced Audio Coding Algorithm (AAC)
- MPEG Multichannel
- MPEG Multichannel with Dolby Pro Logic II<sup>™</sup>
- MPEG Multichannel plus Cirrus Extra Surround<sup>™</sup>
- MPEG-1, Layer 3 (MP3)
- DTS Digital Surround<sup>™</sup>
- DTS Digital Surround<sup>™</sup> with Dolby Pro Logic II<sup>™</sup>
- DTS Digital Surround<sup>™</sup> plus Cirrus Extra Surround<sup>™</sup>
- DTS-ES Extended Surround<sup>™</sup> (DTS-ES Discrete 6.1 & Matrix 6.1)
- DTS Neo:6<sup>™</sup>
- LOGIC5<sup>®</sup> (5.1 Channel, Max Fs=48kHz and LOGIC7<sup>®</sup> (7.1 Channel, Max Fs=96kHz)
- VMAx VirtualTheater® (Virtual Dolby Digital)
- SRS TruSurround<sup>™</sup> (Virtual Dolby Digital and DTS Virtual 5.1<sup>™</sup> Versions)
- SRS Circle Surround<sup>™</sup> I/II
- HDCD<sup>®</sup>
- Cirrus P.D.F. (Dolby Pro Logic 2Fs Decoder and PCM Upsampler)
- Cirrus PL2\_2FS (Dolby Pro Logic II 2Fs Decoder and PCM Upsampler)

The CS49326 will support all of the above decode standards while other parts in the CS4932X subfamily will decode subsets of the above audio decoding standards.

Except for the CS49329 which offers AAC support this subfamily will offer integrated ROM support for the AC-3 code, DTS code, Cirrus Original Surround code and DTS tables. The CS49329 will require an external download for all applications but will still support the DTS tables on chip.

CS49330 - General Purpose, Car Audio Processor, PCM Effects & Multichannel Post-Processing Device. The CS49330 sub-family is