



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

FEATURES

- Multi-standard 32-bit high-definition audio decoding plus post-processing
- Supports high-definition audio formats including:
 - Dolby Digital® Plus
 - Dolby® TrueHD
 - DTS-HD® High Resolution Audio
 - DTS-HD Master Audio™
 - DTS Express™ 5.1
- Supports legacy audio formats and a wide array of post-processing
 - Dolby Digital® EX, Dolby Pro Logic® II, IIx, IIz 7.1, Dolby Headphone® 2, Dolby Virtual Speaker® 2, Dolby Volume® (original), Dolby Volume 258 (lite), Audistry®
 - DTS-ES 96/24™ Discrete 7.1, DTS-ES™ Discrete 7.1, DTS-ES™ Matrix 6.1, DTS Neo:6®, DTS Neural Surround™ DTS Surround Sensation Speaker
 - MPEG-2 AAC™ LC 5.1
 - SRS® Circle Surround® II, SRS Circle Surround Auto, SRS Circle Surround Decoder Optimized, SRS TruVolume™ 7.1 (V 2.1.0.0), SRS TruSurround HD/HD4®, SRS WOW HD™, SRS CS Headphone™, SRS Circle Cinema 3D™, SRS Studio Sound HD™
 - THX® Ultra2™, THX Select2™
- Cirrus Logic's Applications Library
 - Cirrus Original Multi-Channel Surround 2 (COMS2), Cirrus Band Xpander™, Cirrus Virtualization Technology (CVT), Cirrus Intelligent Room Calibration 2 (IRC2), Cirrus Bass Enhancement (CBE)
 - Crossbar Mixer, Signal Generator
 - Advanced Post-Processors including: 7.1 Bass Manager Quadruple Crossover, Tone Control, 11-Band Parametric EQ, Delay, 2:1/4:1 Decimator, 1:2:1:4 Upsampler


**High Definition Audio Decoder DSP Family
with Dual 32-bit Engine Technology**

- Up to 12 Channels of 32-bit Serial Audio Input
- Customer Software Security Keys
- 16 Ch x 32-bit PCM Out with Dual 192 kHz S/PDIF Tx
- Two SPI™/I²C™ ports
- Large On-chip X, Y, and Program RAM & ROM
- SDRAM and Serial Flash Memory Support

The CS4970x4 DSP family is an enhanced version of the CS4953xx DSP family with higher overall performance. In addition to all the mainstream audio processing codes in on-chip ROM that the CS4953xx DSP offers, the CS4970x4 device family also supports the decoding of major high-definition audio formats. Additionally, the CS4970x4, a dual-core device, performs the high-definition audio decoding on the first core, leaving the second core available for audio post-processing and audio enhancement. The CS4970x4 device supports the most demanding audio post processing requirements. It provides an easy upgrade path to systems currently using the CS495xx or CS4953xx device with minor (or no) hardware and software changes.

Ordering Information

See [page 27](#) for ordering information.



Preliminary Product Information

This document contains information for a new product.

Cirrus Logic reserves the right to modify this product without notice.

Table of Contents

1 Documentation Strategy	4
2 Overview	4
2.1 Migrating from CS495xx(3) to CS4970x4	5
2.2 Licensing	5
3 Code Overlays	5
4 Hardware Functional Description	6
4.1 Coyote DSP Core	6
4.1.1 DSP Memory	6
4.1.2 DMA Controller	7
4.2 On-chip DSP Peripherals	7
4.2.1 Digital Audio Input Port (DAI)	7
4.2.2 Digital Audio Output Port (DAO)	7
4.2.3 Serial Control Port 1 & 2 (I^2C or SPI)	7
4.2.4 External Memory Interface	7
4.2.5 General Purpose Input/Output (GPIO)	7
4.2.6 Phase-locked Loop (PLL)-based Clock Generator	7
4.3 DSP I/O Description	8
4.3.1 Multiplexed Pins	8
4.3.2 Termination Requirements	8
4.3.3 Pads	8
4.4 Application Code Security	8
5 Characteristics and Specifications	8
5.1 Absolute Maximum Ratings	8
5.2 Recommended Operating Conditions	9
5.3 Digital DC Characteristics	9
5.4 Power Supply Characteristics	9
5.5 Thermal Data (128-pin LQFP)	10
5.6 Switching Characteristics—RESET	11
5.7 Switching Characteristics — XTI	11
5.8 Switching Characteristics — Internal Clock	12
5.9 Switching Characteristics — Serial Control Port - SPI Slave Mode	13
5.10 Switching Characteristics — Serial Control Port - SPI Master Mode	14
5.11 Switching Characteristics — Serial Control Port - I^2C Slave Mode	15
5.12 Switching Characteristics — Serial Control Port - I^2C Master Mode	16
5.13 Switching Characteristics — Parallel Control Port - Intel Slave Mode	16
5.14 Switching Characteristics — Parallel Control Port - Motorola Slave Mode	19
5.15 Switching Characteristics — Digital Audio Slave Input Port	21
5.16 Switching Characteristics — Digital Audio Output Port	22
5.17 Switching Characteristics — SDRAM Interface	23
6 Ordering Information	27
7 Environmental, Manufacturing, and Handling Information	27
8 Device Pin-Out Diagram	28
8.1 128-Pin LQFP Pin-Out Diagram	28
9 Package Mechanical Drawings	29
9.1 128-Pin LQFP Package Drawing	29
10 Revision History	30

List of Figures

Figure 1. RESET Timing	11
Figure 2. XTI Timing	11
Figure 3. Serial Control Port - SPI Slave Mode Timing	13
Figure 4. Serial Control Port - SPI Master Mode Timing	14
Figure 5. Serial Control Port - I ² C Slave Mode Timing	15
Figure 6. Serial Control Port - I ² C Master Mode Timing	16
Figure 7. Parallel Control Port - Intel® Slave Mode Read Cycle	17
Figure 8. Parallel Control Port - Intel Slave Mode Write Cycle	18
Figure 9. Parallel Control Port - Motorola® Slave Mode Read Cycle Timing	20
Figure 10. Parallel Control Port - Motorola Slave Mode Write Cycle Timing	20
Figure 11. Digital Audio Input (DAI) Port Timing Diagram	21
Figure 12. DAI Slave Timing Diagram	21
Figure 13. Digital Audio Port Output Timing Master Mode	22
Figure 14. Digital Audio Output Timing, Slave Mode (Relationship LRCLK to SCLK)	23
Figure 15. External Memory Interface - SDRAM Burst Read Cycle	24
Figure 16. External Memory Interface - SDRAM Burst Write Cycle	24
Figure 17. External Memory Interface - SDRAM Auto Refresh Cycle	25
Figure 18. External Memory Interface - SDRAM Load Mode Register Cycle	26
Figure 19. 128-Pin LQFP Pin-Out Diagram	28
Figure 20. 128-Pin LQFP Package Drawing	29

List of Tables

Table 1. CS4970x4 Related Documentation	4
Table 2. Device and Firmware Selection Guide	5
Table 3. CS4970x4 DSP Memory Sizes	7
Table 4. Ordering Information	27
Table 5. Environmental, Manufacturing, & Handling Information	27
Table 6. 128-Pin LQFP Package Characteristics	29

1 Documentation Strategy

The CS4970x4 data sheet describes the CS4970x4 family of multichannel audio decoders. This document should be used in conjunction with the following documents when evaluating or designing a system around the CS4970x4 family of processors.

Table 1. CS4970x4 Related Documentation

Document Name	Description
<i>CS4970x4 Data Sheet</i>	This document
<i>CS495314/CS4970x4 System Designer's Guide</i>	A new consolidated documentation set that includes: • Detailed system design information including Typical Connection Diagrams, Boot-Procedures, Pin Descriptions, Etc. Also describes use of DSP Condenser tool. • Detailed firmware design information including signal processing flow diagrams and control API information
<i>AN288 - CS4953xx/CS4970x4 Firmware User's Manual</i>	Includes detailed firmware design information including signal processing flow diagrams and control API information

The scope of the CS4970x4 data sheet is primarily to provide hardware specifications of the CS4970x4 family of devices. This includes hardware functionality, characteristic data, pinout, and packaging information.

The intended audience for the CS4970x4 data sheet is the system PCB designer, MCU programmer, and the quality control engineer.

2 Overview

The CS4970x4 DSP Family, combined with Cirrus Logic's comprehensive library of audio processing algorithms, enables the development of next-generation high-definition audio solutions. Cirrus Logic also provides a broad array of digital interface products and audio converters to meet your audio system-level design requirements.

Note: The CS4970x4 is available in a 128-pin LQFP package.

The audio processing features of the CS4970x4 product family are a superset of audio features available in the CS4953xx product family.

Refer to [Table 2 on page 5](#) for the speed and firmware features of the CS4970x4 product family.

Table 2. Device and Firmware Selection Guide

Device	Decode Processor (DSP-A) ¹	Matrix Processor Module (DSP-A) ¹	Virtualizer Processor Module (DSP-B) ¹	Post Processor Module (DSP-B) ¹
CS497014 300MACS	Stereo PCM (4:1/2:1 Down-sampling and 1:2/1:4 U-sampling Options) ² Multichannel PCM (4:1/2:1 Down-sampling and 1:2/1:4 Up-sampling Options) ² Dolby Digital MPEG-2 AAC LC 5.1 Dolby Digital Plus Dolby TrueHD ³	Dolby Pro Logic II / IIx / IIz 7.1 SRS Circle Surround II / Circle Surround Auto / Circle Surround Decoder Optimized (Stereo In) Cirrus Original Multi-Channel Surround 2 (Effects / Reverb Processor) Crossbar (Down-mix / Up-mix) (Simultaneous Process)	Cirrus Virtualizer Technology Dolby Headphone 2 Dolby Virtual Speaker 2 SRS CS Headphone	APP (Advanced Post-processing) –Tone Control –Select 2 –PEQ (up to 11 Bands) –Delay (Speaker to Listening Position Alignment and/or Lip Sync) –7.1 Bass Manager –Audio Manager –4:1/2:1 Down-sampling ²
CS497004 300MACS	Same as CS497014 + DTS, DTS-ES, DTS96/24	Same as CS497014 + DTS Neo:6, DTS Neural Surround	SRS TruSurround HD/HD4	SRS TruVolume 7.1 Multichannel
CS497024 300MACS	DTS-HD Master Audio ³ DTS-HD High Res Audio ³ DTS Express 5.1			Dolby Volume Multichannel

1. Additional processing (MPMA, MPMB/VPM, PPM) post any of the HD audio decoders may be limited. Contact your Cirrus Logic FAE for the latest concurrency matrix.
2. Downsampling and Upsampling functionality is located in the operating system. The Cirrus Decimator (Down-Sampler) is also available as a separate post-processing module that is described in the application note AN288PPI.
3. The indicated HD audio decoder algorithms require external SDRAM. Consult your Cirrus Logic FAE for the recommended SDRAM size for your design.

2.1 Migrating from CS495xx(3) to CS4970x4

CS4970x4 was designed to provide an easy upgrade path from the CS495xx and CS4953x. There are some small differences the hardware designer should be aware of:

- The PLL supply voltage on the CS4970x4 is 3.3V vs. 1.8V on the CS495xx.
- The PLL filter topology is simpler when using the CS4970x4 rather than the CS495xx.
- The CS4970x4 adds support for Time-division multiplexing (TDM) mode on both audio input and output ports.
- The CS4970x4 does not support external static random access memory (SRAM) operation.
- The CS4970x4 external Synchronous dynamic random access memory (SDRAM) bus speed is fixed at 150 MHz vs. the 120 MHz maximum bus speed for the CS495xx. Some firmware modules also support a 75 MHz CS4970x4 SDRAM bus speed. Refer to AN304 for details.
- The CS4970x4 CLKOUT pin can output XTALI or XTALI/2. The CS495xx can only output XTALI.

2.2 Licensing

Licenses are required for all of the third party audio decoding/processing algorithms listed below, including the application notes. Contact your local Cirrus Sales representative for more information.

3 Code Overlays

The suite of software available for the CS4970x4 family consists of operating systems (OS) and a library of overlays. The overlays have been divided into three main groups: decoders, matrix processors, and postprocessors. All software components are defined in the following list:

- **OS/Kernel** - Encompasses all non-audio processing tasks, including loading data from external memory, processing host messages, calling audio-processing subroutines, auto-detection, error concealment, etc.
- **Decoders** - Any module that initially writes data into the audio I/O buffers, e.g. AC-3™, DTS, PCM, etc. All the decoding/processing algorithms listed require delivery of PCM or IEC61937-packed, compressed data via I²S- or LJ-formatted digital audio to the CS4970x4 from A/D converters, SPDIF Rx, HDMI Rx, etc.
- **Matrix-processors** - Any module that processes audio I/O buffer PCM data in-place before the Post-processors. Generally speaking, these modules alter the number of valid channels in the audio I/O buffer through processes like Virtualization (n⇒2 channels) or Matrix Decoding (2⇒n channels). Examples are Dolby ProLogic IIx and DTS Neo:6.
- **Virtualizer-processor** - Any module that encodes PCM data into fewer output channels than input channels (n⇒2 channels) with the effect of providing “phantom” speakers to represent the physical audio channels that were eliminated. Examples are Dolby Headphone 2 and Dolby Virtual Speaker 2. Generally speaking, these modules reduce the number of valid channels in the audio I/O buffer.
- **Post-processors** - Any module that processes audio I/O buffer PCM data in-place after the matrix processors. Examples are bass management, audio manager, tone control, EQ, delay, customer-specific effects, Dolby Headphone/Virtual Speaker, etc.

The overlay structure reduces the time required to reconfigure the DSP when a processing change is requested. Each overlay can be reloaded independently without disturbing the other overlays. For example, when a new decoder is selected, the OS, matrix-, and post-processors do not need to be reloaded — only the new decoder (the same is true for the other overlays).

4 Hardware Functional Description

4.1 Coyote DSP Core

The CS4970x4 is a dual-core Coyote DSP with separate X and Y data and P code memory spaces. Each core is a high-performance, 32-bit, user-programmable, fixed-point DSP that is capable of performing two multiply accumulate (MAC) operations per clock cycle. Each core has eight 72-bit accumulators, four X- and four Y-data registers, and 12 index registers.

Both DSP cores are coupled to a flexible DMA engine. The DMA engine can move data between peripherals such as the digital audio input (DAI) and digital audio output (DAO), external memory, or any DSP core memory, all without the intervention of the DSP. The DMA engine offloads data move instructions from the DSP core, leaving more MIPS available for signal processing instructions.

CS4970x4 functionality is controlled by application codes that are stored in on-board ROM or downloaded to the CS4970x4 from a host MCU or external FLASH/EEPROM. Users can choose to use standard audio decoder and post-processor modules which are available from Cirrus Logic.

The CS4970x4 is suitable for audio decoder, audio post-processor, audio encoder, DVD audio/video player, and digital broadcast decoder applications.

4.1.1 DSP Memory

Each DSP core has its own on-chip data and program RAM and ROM and does not require external memory for any of today's popular audio algorithms including Dolby Digital Surround EX, AAC Multichannel, DTS-ES 96/24, and THX Ultra2. However, if the end-system design requires support of the new high-definition audio formats, external SDRAM will be needed to support Dolby TrueHD and DTS-HD master audio.

The memory maps for the DSPs are as follows. All memory sizes are composed of 32-bit words.

Table 3. CS4970x4 DSP Memory Sizes

Memory Type	DSP A	DSP B
X	16K SRAM, 32K ROM	10K SRAM, 8K ROM
Y	24K SRAM, 32K ROM	16K SRAM, 16K ROM
P	8K SRAM, 32K ROM	8K SRAM, 24K ROM

4.1.2 DMA Controller

The powerful 12-channel DMA controller can move data between 8 on-chip resources. Each resource has its own arbiter: X, Y, and P RAM/ROMs on DSP A; X, Y, and P RAM/ROMs on DSP B; external memory; and the peripheral bus. Modulo and linear addressing modes are supported, with flexible start address and increment controls. The service interval for each DMA channel as well as up to 6 interrupt events, is programmable.

4.2 On-chip DSP Peripherals

4.2.1 Digital Audio Input Port (DAI)

The 12-channel (6-line) DAI port supports a wide variety of data input formats. The port is capable of accepting PCM or IEC61937. Up to 32-bit word lengths are supported. Additionally, support is provided for audio data input to the DSP via the DAI from an HDMI receiver.

The port has two independent slave-only clock domains. Each data input can be independently assigned to a clock domain. The sample rate of the input clock domains can be determined automatically by the DSP, which off-loads the task of monitoring the SPDIF receiver from the host. A time-stamping feature allows the input data to be sample-rate converted via software.

4.2.2 Digital Audio Output Port (DAO)

There are two DAO ports. Each port can output 8 channels of up to 32-bit PCM data. The port supports data rates from 32 kHz to 192 kHz. Each port can be configured as an independent clock domain in slave mode, or the ratio of the two clocks can be set to even multiples of each other in master mode. The two ports can also be ganged together into a single clock domain. Each port has one serial audio pin that can be configured as a 192-kHz SPDIF transmitter (data with embedded clock on a single line).

4.2.3 Serial Control Port 1 & 2 (I²C or SPI)

There are two on-chip serial control ports that are capable of operating as master or slave in either I²C or SPI modes. SCP1 defaults to slave operation. It is dedicated for external host-control and supports an external clock up to 50 MHz in SPI mode. This high clock speed enables very fast code download, control or data delivery. SCP2 defaults to master mode and is dedicated for booting from external serial Flash memory or for audio sub-system control.

4.2.4 External Memory Interface

The external memory interface controller supports up to 128 Mbits of SDRAM, using a 16-bit data bus.

4.2.5 General Purpose Input/Output (GPIO)

Many of the CS4970x4 peripheral pins are multiplexed with GPIO. Each GPIO can be configured as an output, an input, or an input with interrupt. Each input-pin interrupt can be configured as rising edge, falling edge, active-low, or active-high.

4.2.6 Phase-locked Loop (PLL)-based Clock Generator

The low-jitter PLL generates integer or fractional multiples of a reference frequency which are used to clock the DSP core and peripherals. Through a second PLL divider chain, a dependent clock domain can be output on the DAO port for driving audio converters. The CS4970x4 defaults to running from the external reference frequency and can be switched to use the PLL output after overlays have been loaded and configured, either

through master boot from an external FLASH or through host control. A built-in crystal oscillator circuit with a buffered output is provided. The buffered output frequency ratio is selectable between 1:1 (default) or 2:1.

4.3 DSP I/O Description

4.3.1 Multiplexed Pins

Many of the CS4970x4 pins are multi-functional. For details on pin functionality please refer to the *CS4970x4 System Designer's Guide*.

4.3.2 Termination Requirements

Open-drain pins on the CS4970x4 must be pulled high for proper operation. Please refer to the *CS4970x4 System Designer's Guide* to identify which pins are open-drain and what value of pull-up resistor is required for proper operation.

Mode select pins on the CS4970x4 are used to select the boot mode upon the rising edge of reset. A detailed explanation of termination requirements for each communication mode select pin can be found in the *CS4970x4 System Designer's Guide*.

4.3.3 Pads

The CS4970x4 I/O operates from the 3.3 V supply and is tolerant within 5 V.

4.4 Application Code Security

The external program code may be encrypted by the programmer to protect any intellectual property it may contain. A secret, customer-specific key is used to encrypt the program code that is to be stored external to the device.

5 Characteristics and Specifications

Note: All data sheet minimum and maximum timing parameters are guaranteed over the rated voltage and temperature. All data sheet typical parameters are measured under the following conditions:
 $T = 25^\circ\text{C}$, $C_L = 20 \text{ pF}$, $VDD = 1.8 \text{ V}$, $VDDA = VDDIO = 3.3 \text{ V}$, $GNDD = GNDIO = GNDA = 0 \text{ V}$.

5.1 Absolute Maximum Ratings

(GNDD = GNDIO = GNDA = 0 V; all voltages with respect to 0 V)

Parameter	Symbol	Min	Max	Unit
DC power supplies:				
Core supply	VDD	-0.3	2.0	V
PLL supply	VDDA	-0.3	3.6	V
I/O supply	VDDIO	-0.3	3.6	V
$ VDDA - VDDIO $		—	0.3	V
Input pin current, any pin except supplies	I_{in}	—	+/- 10	mA
Input voltage on PLL_REF_RES	V_{filt}	-0.3	3.6	V
Input voltage on I/O pins	V_{inio}	-0.3	5.0	V
Storage temperature	T_{stg}	-65	150	$^\circ\text{C}$

CAUTION: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

5.2 Recommended Operating Conditions

(GNDD = GNDIO = GNDA = 0 V; all voltages with respect to 0 V)

Parameter	Symbol	Min	Typ	Max	Unit
DC power supplies: Core supply PLL supply I/O supply $ VDDA - VDDIO $	VDD VDDA VDDIO	1.71 3.13 3.13	1.8 3.3 3.3 0	1.89 3.46 3.46	V V V V
Ambient operating temperature Commercial Grade (CQZ/CVZ)	T _A	0	+25	+ 70	°C
Commercial	T _j	0		+125	°C

Note: It is recommended that the 3.3 V IO supply come up ahead of or simultaneously with the 1.8 V core supply.

5.3 Digital DC Characteristics

(Measurements performed under static conditions.)

Parameter	Symbol	Min	Typ	Max	Unit
High-level input voltage	V _{IH}	2.0	—	—	V
Low-level input voltage, except XTI	V _{IL}	—	—	0.8	V
Low-level input voltage, XTI	V _{ILXTI}	—	—	0.6	V
Input Hysteresis	V _{hys}	—	0.4	—	V
High-level output voltage ($I_O = -4\text{mA}$), except XTI, SDRAM pins	V _{OH}	VDDIO * 0.9	—	—	V
Low-level output voltage ($I_O = 4\text{mA}$), except XTI, SDRAM pins	V _{OL}	—	—	VDDIO * 0.1	V
SDRAM High-level output voltage ($I_O = -8\text{mA}$)	V _{OH}	VDDIO * 0.9	—	—	V
SDRAM Low-level output voltage ($I_O = 8\text{mA}$)	V _{OL}	—	—	VDDIO * 0.1	V
Input leakage current (all digital pins with internal pull-up resistors disabled)	I _{IN}	—	—	5	μA
Input leakage current (all digital pins with internal pull-up resistors enabled, and XTI)	I _{IN-PU}	—	—	70	μA

5.4 Power Supply Characteristics

(Measurements performed under operating conditions.)

Parameter	Min	Typ	Max	Unit
Power supply current: Core and I/O operating: VDD ¹	—	350	—	mA
PLL operating: VDDA	—	3.5	—	mA
With external memory and most ports operating: VDDIO	—	120	—	mA

1. Dependent on application firmware and DSP clock speed.

5.5 Thermal Data (128-pin LQFP)

Parameter	Symbol	Min	Typ	Max	Unit
Thermal Resistance (Junction to Ambient) Two-layer Board ¹ Four-layer Board ²	θ_{ja}	—	53	—	°C / Watt
		—	44	—	
Thermal Resistance (Junction to Top of Package) Two-layer Board ¹ Four-layer Board ²	ψ_{jt}	—	.45	—	°C / Watt
		—	.39	—	

- Notes:**
1. Two-layer board is specified as a 76 mm X 114 mm, 1.6 mm thick FR-4 material with 1-oz. copper covering 20% of the top and bottom layers.
 2. Four-layer board is specified as a 76 mm X 114 mm, 1.6 mm thick FR-4 material with 1-oz. copper covering 20% of the top and bottom layers and 0.5-oz. copper covering 90% of the internal power plane and ground plane layers.
 3. To calculate the die temperature for a given power dissipation

$$T_j = \text{Ambient Temperature} + [(\text{Power Dissipation in Watts}) * \theta_{ja}]$$

4. To calculate the case temperature for a given power dissipation

$$T_c = T_j - [(\text{Power Dissipation in Watts}) * \psi_{jt}]$$

5.6 Switching Characteristics—RESET

Parameter	Symbol	Min	Max	Unit
RESET minimum pulse width low	T_{rstl}	1	—	μs
All bidirectional pins high-Z after RESET low	T_{rst2z}	—	100	ns
Configuration pins setup before RESET high	T_{rstsu}	50	—	ns
Configuration pins hold after RESET high	T_{rsthld}	20	—	ns




Figure 1. RESET Timing

5.7 Switching Characteristics — XTI

Parameter	Symbol	Min	Max	Unit
External Crystal operating frequency ¹	F_{xtal}	12.288	24.576	MHz
XTI period	T_{clk_i}	41	81.4	ns
XTI high time	t_{clkih}	16.4	—	ns
XTI low time	t_{clkil}	16.4	—	ns
External Crystal Load Capacitance (parallel resonant) ²	C_L	10	18	pF
External Crystal Equivalent Series Resistance	ESR	—	50	Ω

1. Part characterized with the following crystal frequency values: 12.288 and 24.576 MHz.

2. C_L refers to the total load capacitance as specified by the crystal manufacturer. Crystals which require a C_L outside this range should be avoided. The crystal oscillator circuit design should follow the crystal manufacturer's recommendation for load capacitor selection.




Figure 2. XTI Timing

5.8 Switching Characteristics — Internal Clock

Parameter	Symbol	Min	Max	Unit
Internal DCLK frequency ¹	F_{dclk}	—	—	MHz
CS497004-CQZ CS497004-CQZR CS497024-CVZ CS497024-CVZR CS497014-CVZ CS497014-CVZR CS497024-CVZ CS497024-CVZR	F_{xtal}	131		
Internal DCLK period ¹	DCLKP	—	—	ns
CS497004-CQZ CS497004-CQZR CS497024-CVZ CS497024-CVZR CS497014-CVZ CS497014-CVZR CS497024-CVZ CS497024-CVZR		7.63	$1/F_{xtal}$	

1. After initial power-on reset, $F_{dclk} = F_{xtal}$. After initial kick-start commands, the PLL is locked to max F_{dclk} and remains locked until the next power-on reset.

5.9 Switching Characteristics — Serial Control Port - SPI Slave Mode

Parameter	Symbol	Min	Typical	Max	Units
SCP_CLK frequency ^{1,2}	f_{spisck}	—	—	25	MHz
SCP_CS falling to SCP_CLK rising ²	t_{spicss}	24	—	—	ns
SCP_CLK low time ²	t_{spickl}	20	—	—	ns
SCP_CLK high time ²	t_{spickh}	20	—	—	ns
Setup time SCP_MOSI input	t_{spidsu}	5	—	—	ns
Hold time SCP_MOSI input	t_{spidh}	5	—	—	ns
SCP_CLK low to SCP_MISO output valid ²	t_{spidov}	—	—	11	ns
SCP_CLK falling to SCP_IRQ rising ²	$t_{spiirqh}$	—	—	20	ns
SCP_CS rising to SCP_IRQ falling ²	$t_{spiirql}$	0	—	—	ns
SCP_CLK low to SCP_CS rising ²	t_{spicsh}	24	—	—	ns
SCP_CS rising to SCP_MISO output high-Z	$t_{spicsdz}$	—	20	—	ns
SCP_CLK rising to SCP_BSY falling ²	$t_{spicbsyl}$	—	$3 \times DCLKP + 20$	—	ns

- The specification f_{spisck} indicates the maximum speed of the hardware. The system designer should be aware that the actual maximum speed of the communication port may be limited by the firmware application. Flow control using the SCP_BSY pin should be implemented to prevent overflow of the input data buffer. At boot the maximum speed is Fxtal/3.
- When SCP1 is in SPI slave mode, very slow rise and fall times of the SCP_CLK edges may make the edges of the SCP_CLK more susceptible to noise, resulting in non-smooth edges. Any glitch at the threshold levels of the SCP port input signals could result in abnormal operation of the port. In systems that have noise coupling onto SCP_CLK, slow rise and fall times may cause host communication problems. Increasing rise time makes host communication more reliable.




Figure 3. Serial Control Port - SPI Slave Mode Timing

5.10 Switching Characteristics — Serial Control Port - SPI Master Mode

Parameter	Symbol	Min	Typical	Max	Units
SCP_CLK frequency ^{1, 2}	f_{spisck}	—	—	$F_{xtal}/2$	MHz
SCP_CS falling to SCP_CLK rising ³	t_{spicss}	—	$11*DCLKP + (SCP_CLK\ PERIOD)/2$	—	ns
SCP_CLK low time	t_{spickl}	16.9	—	—	ns
SCP_CLK high time	t_{spickh}	16.9	—	—	ns
Setup time SCP_MISO input	t_{spidsu}	11	—	—	ns
Hold time SCP_MISO input	t_{spidh}	5	—	—	ns
SCP_CLK low to SCP_MOSI output valid	t_{spidov}	—	—	11	ns
SCP_CLK low to SCP_CS falling	t_{spicsl}	7	—	—	ns
SCP_CLK low to SCP_CS rising	t_{spicsh}	—	$11*DCLKP + (SCP_CLK\ PERIOD)/2$	—	ns
Bus free time between active SCP_CS	t_{spicsx}	—	$3*DCLKP$	—	ns
SCP_CLK falling to SCP_MOSI output high-Z	t_{spidz}	—	—	20	ns

1. The specification f_{spisck} indicates the maximum speed of the hardware. The system designer should be aware that the actual maximum speed of the communication port may be limited by the firmware application.
2. See Section 5.7.
3. SCP_CLK PERIOD refers to the period of SCP_CLK as being used in a given application. It does not refer to a tested parameter.




Figure 4. Serial Control Port - SPI Master Mode Timing

5.11 Switching Characteristics — Serial Control Port - I²C Slave Mode

Parameter	Symbol	Min	Typical	Max	Units
SCP_CLK frequency ¹	f_{iicck}	—	—	400	kHz
SCP_CLK low time	t_{iicckl}	1.25	—	—	μs
SCP_CLK high time	t_{iicckh}	1.25	—	—	μs
SCP_SCK rising to SCP_SDA rising or falling for START or STOP condition	$t_{iicckcmd}$	1.25	—	—	μs
START condition to SCP_CLK falling	$t_{iicstscl}$	1.25	—	—	μs
SCP_CLK falling to STOP condition	t_{iicstp}	2.5	—	—	μs
Bus free time between STOP and START conditions	t_{iicbft}	3	—	—	μs
Setup time SCP_SDA input valid to SCP_CLK rising	t_{iicsu}	100	—	—	ns
Hold time SCP_SDA input after SCP_CLK falling ²	t_{iich}	0	—	—	ns
SCP_CLK low to SCP_SDA out valid	t_{iicdov}	—	—	18	ns
SCP_CLK falling to SCP_IRQ rising	$t_{iicirqh}$	—	—	3*DCLKP + 40	ns
NAK condition to SCP_IRQ low	$t_{iicirql}$	—	3*DCLKP + 20	—	ns
SCP_CLK rising to SCP_BSY low	$t_{iicbsyl}$	—	3*DCLKP + 20	—	ns

- The specification f_{iicck} indicates the maximum speed of the hardware. The system designer should be aware that the actual maximum speed of the communication port may be limited by the firmware application. Flow control using the SCP_BSY pin should be implemented to prevent overflow of the input data buffer.
- This parameter is measured from the VIL level at the falling edge of the clock.




Figure 5. Serial Control Port - I²C Slave Mode Timing

5.12 Switching Characteristics — Serial Control Port - I²C Master Mode

Parameter	Symbol	Min	Max	Units
SCP_CLK frequency ¹	f_{iicck}	—	400	kHz
SCP_CLK low time	t_{iicckl}	1.25	—	μs
SCP_CLK high time	t_{iicckh}	1.25	—	μs
SCP_SCK rising to SCP_SDA rising or falling for START or STOP condition	$t_{iicckcmd}$	1.25	—	μs
START condition to SCP_CLK falling	$t_{iicstscl}$	1.25	—	μs
SCP_CLK falling to STOP condition	t_{iicstp}	2.5	—	μs
Bus free time between STOP and START conditions	t_{iicbft}	3	—	μs
Setup time SCP_SDA input valid to SCP_CLK rising	t_{iicsu}	100	—	ns
Hold time SCP_SDA input after SCP_CLK falling ²	t_{iich}	0	—	ns
SCP_CLK low to SCP_SDA out valid	t_{iicdov}	—	36	ns

1. The specification f_{iicck} indicates the maximum speed of the hardware. The system designer should be aware that the actual maximum speed of the communication port may be limited by the firmware application.

2. This parameter is measured from the VIL level at the falling edge of the clock.




Figure 6. Serial Control Port - I²C Master Mode Timing

5.13 Switching Characteristics — Parallel Control Port - Intel Slave Mode

Parameter	Symbol	Min	Typical	Max	Unit
Address setup before <u>PCP_CS</u> and <u>PCP_RD</u> low or <u>PCP_CS</u> and <u>PCP_WR</u> low	t_{ias}	5	—	—	ns
Address hold time after <u>PCP_CS</u> and <u>PCP_RD</u> low or <u>PCP_CS</u> and <u>PCP_WR</u> high	t_{iah}	5	—	—	ns
Read					

Parameter	Symbol	Min	Typical	Max	Unit
Delay between $\overline{\text{PCP}_\text{RD}}$ then $\overline{\text{PCP}_\text{CS}}$ low or $\overline{\text{PCP}_\text{CS}}$ then $\overline{\text{PCP}_\text{RD}}$ low	t_{icdr}	0	—	—	ns
Data valid after $\overline{\text{PCP}_\text{CS}}$ and $\overline{\text{PCP}_\text{RD}}$ low	t_{idd}	—	—	18	ns
$\overline{\text{PCP}_\text{CS}}$ and $\overline{\text{PCP}_\text{RD}}$ low for read	t_{irpw}	24	—	—	ns
Data hold time after $\overline{\text{PCP}_\text{CS}}$ or $\overline{\text{PCP}_\text{RD}}$ high	t_{idhr}	8	—	—	ns
Data high-Z after $\overline{\text{PCP}_\text{CS}}$ or $\overline{\text{PCP}_\text{RD}}$ high	t_{idis}	—	—	18	ns
$\overline{\text{PCP}_\text{CS}}$ or $\overline{\text{PCP}_\text{RD}}$ high to $\overline{\text{PCP}_\text{CS}}$ and $\overline{\text{PCP}_\text{RD}}$ low for next read ¹	t_{ird}	30	—	—	ns
$\overline{\text{PCP}_\text{CS}}$ or $\overline{\text{PCP}_\text{RD}}$ high to $\overline{\text{PCP}_\text{CS}}$ and $\overline{\text{PCP}_\text{WR}}$ low for next write ¹	t_{irdtw}	30	—	—	ns
$\overline{\text{PCP}_\text{RD}}$ rising to $\overline{\text{PCP}_\text{IRQ}}$ rising	$t_{irdirqlh}$	—	—	12	ns
Write					
Delay between $\overline{\text{PCP}_\text{WR}}$ then $\overline{\text{PCP}_\text{CS}}$ low or $\overline{\text{PCP}_\text{CS}}$ then $\overline{\text{PCP}_\text{WR}}$ low	t_{icdw}	0	—	—	ns
Data setup before $\overline{\text{PCP}_\text{CS}}$ or $\overline{\text{PCP}_\text{WR}}$ high	t_{idsu}	8	—	—	ns
$\overline{\text{PCP}_\text{CS}}$ and $\overline{\text{PCP}_\text{WR}}$ low for write	t_{iwpw}	24	—	—	ns
Data hold after $\overline{\text{PCP}_\text{CS}}$ or $\overline{\text{PCP}_\text{WR}}$ high	t_{idhw}	8	—	—	ns
$\overline{\text{PCP}_\text{CS}}$ or $\overline{\text{PCP}_\text{WR}}$ high to $\overline{\text{PCP}_\text{CS}}$ and $\overline{\text{PCP}_\text{RD}}$ low for next read ¹	t_{iwtrd}	30	—	—	ns
$\overline{\text{PCP}_\text{CS}}$ or $\overline{\text{PCP}_\text{WR}}$ high to $\overline{\text{PCP}_\text{CS}}$ and $\overline{\text{PCP}_\text{WR}}$ low for next write ¹	t_{iwd}	30	—	—	ns
$\overline{\text{PCP}_\text{WR}}$ rising to $\overline{\text{PCP}_\text{BSY}}$ falling	$t_{iwrbsyl}$	—	$2^*\text{DCLKP} + 20$	—	ns

1. The system designer should be aware that the actual maximum speed of the communication port may be limited by the firmware application. Hardware handshaking on the $\overline{\text{PCP}_\text{BSY}}$ pin/bit should be observed to prevent overflowing the input data buffer. *CS4953x4/CS4970x4 System Designer's Guide* should be consulted for the firmware speed limitations.




Figure 7. Parallel Control Port - Intel® Slave Mode Read Cycle




Figure 8. Parallel Control Port - Intel Slave Mode Write Cycle

5.14 Switching Characteristics — Parallel Control Port - Motorola Slave Mode

Parameter	Symbol	Min	Typical	Max	Unit
Address setup before <u>PCP_CS</u> and <u>PCP_DS</u> low	t_{mas}	5	—	—	ns
Address hold time after <u>PCP_CS</u> and <u>PCP_DS</u> low	t_{mah}	5	—	—	ns
Read					
Delay between <u>PCP_DS</u> then <u>PCP_CS</u> low or <u>PCP_CS</u> then <u>PCP_DS</u> low	t_{mcdr}	0	—	—	ns
Data valid after <u>PCP_CS</u> and <u>PCP_DS</u> low with <u>PCP_R/W</u> high	t_{mdd}	—	—	19	ns
<u>PCP_CS</u> and <u>PCP_DS</u> low for read	t_{mrpw}	24	—	—	ns
Data hold time after <u>PCP_CS</u> or <u>PCP_DS</u> high after read	t_{mdhr}	8	—	—	ns
Data high-Z after <u>PCP_CS</u> or <u>PCP_DS</u> high after read	t_{mdis}	—	—	18	ns
<u>PCP_CS</u> or <u>PCP_DS</u> high to <u>PCP_CS</u> and <u>PCP_DS</u> low for next read ¹	t_{mrd}	30	—	—	ns
<u>PCP_CS</u> or <u>PCP_DS</u> high to <u>PCP_CS</u> and <u>PCP_DS</u> low for next write ¹	t_{mrdtw}	30	—	—	ns
<u>PCP_R/W</u> rising to <u>PCP_IRQ</u> falling	$t_{mrwirqh}$	—	—	12	ns
Write					
Delay between <u>PCP_DS</u> then <u>PCP_CS</u> low or <u>PCP_CS</u> then <u>PCP_DS</u> low	t_{mcdw}	0	—	—	ns
Data setup before <u>PCP_CS</u> or <u>PCP_DS</u> high	t_{mdsu}	8	—	—	ns
<u>PCP_CS</u> and <u>PCP_DS</u> low for write	t_{mwpw}	24	—	—	ns
<u>PCP_R/W</u> setup before <u>PCP_CS</u> AND <u>PCP_DS</u> low	t_{mrwsu}	24	—	—	ns
<u>PCP_R/W</u> hold time after <u>PCP_CS</u> or <u>PCP_DS</u> high	t_{mrwhld}	8	—	—	ns
Data hold after <u>PCP_CS</u> or <u>PCP_DS</u> high	t_{mdhw}	8	—	—	ns
<u>PCP_CS</u> or <u>PCP_DS</u> high to <u>PCP_CS</u> and <u>PCP_DS</u> low with <u>PCP_R/W</u> high for next read ¹	t_{mwtrd}	30	—	—	ns
<u>PCP_CS</u> or <u>PCP_DS</u> high to <u>PCP_CS</u> and <u>PCP_DS</u> low for next write ¹	t_{mwd}	30	—	—	ns
<u>PCP_R/W</u> rising to <u>PCP_BSY</u> falling	$t_{mrwbsyl}$	—	$2*DCLKP + 20$	—	ns

1. The system designer should be aware that the actual maximum speed of the communication port may be limited by the firmware application. Hardware handshaking on the PCP_BSY pin/bit should be observed to prevent overflowing the input data buffer. *CS4953x4/CS4970x4 System Designer's Guide* should be consulted for the firmware speed limitations.




Figure 9. Parallel Control Port - Motorola® Slave Mode Read Cycle Timing




Figure 10. Parallel Control Port - Motorola Slave Mode Write Cycle Timing

5.15 Switching Characteristics — Digital Audio Slave Input Port

Parameter	Symbol	Min	Max	Unit
DAI_SCLK period	$T_{daiclkp}$	40	—	ns
DAI_SCLK duty cycle	—	45	55	%
DAI_LRCLK transition from DAI_SCLK active edge	$t_{daisstlr}$	10	—	ns
DAI_SCLK active edge from DAI_LRCLK transition	$t_{daislts}$	10	—	ns
Setup time DAI_DATAAn	t_{daidsu}	10	—	ns
Hold time DAI_DATAAn	t_{daidh}	5	—	ns

Note: In these diagrams, falling edge is the inactive edge of DAI_SCLK.




Figure 11. Digital Audio Input (DAI) Port Timing Diagram





Figure 12. DAI Slave Timing Diagram

5.16 Switching Characteristics — Digital Audio Output Port


Parameter	Symbol	Min	Max	Unit
DAO_MCLK period	$T_{daomclk}$	40	—	ns
DAO_MCLK duty cycle	—	45	55	%
DAO_SCLK period for Master or Slave mode ¹	$T_{daosclk}$	40	—	ns
DAO_SCLK duty cycle for Master or Slave mode ¹	—	40	60	%
Master Mode (Output A1 Mode)^{1,2}				
DAO_SCLK delay from DAO_MCLK rising edge, DAO_MCLK as an input	$t_{daomsck}$	—	19	ns
DAO_SCLK delay from DAO_LRCLK transition ³	$t_{daomlrls}$	—	8	ns
DAO_LRCLK delay from DAO_SCLK transition ³	$t_{daomstlr}$	—	8	ns
DAO1_DATA[3..0], DAO2_DATA[1..0] delay from DAO_SCLK transition ³	t_{daomdv}	—	10	ns
Slave Mode (Output A0 Mode)⁴				
DAO_SCLK active edge to DAO_LRCLK transition	$t_{daosstlr}$	10	—	ns
DAO_LRCLK transition to DAO_SCLK active edge	$t_{daosrlts}$	10	—	ns
DAO_Dx delay from DAO_SCLK inactive edge	$t_{daosdsv}$	—	12.5	ns

1. Master mode timing specifications are characterized, not production tested.
2. Master mode is defined as the CS4970x4 driving both DAO_SCLK, DAO_LRCLK. When MCLK is an input, it is divided to produce DAO_SCLK, DAO_LRCLK.
3. This timing parameter is defined from the non-active edge of DAO_SCLK. The active edge of DAO_SCLK is the point at which the data is valid.
4. Slave mode is defined as DAO_SCLK, DAO_LRCLK driven by an external source.



Note: In these diagrams, falling edge is the inactive edge of DAO_SCLK.

Figure 13. Digital Audio Port Output Timing Master Mode



Note: In these diagrams, Falling edge is the inactive edge of DAO_SCLK

Figure 14. Digital Audio Output Timing, Slave Mode (Relationship LRCLK to SCLK)

5.17 Switching Characteristics — SDRAM Interface

Refer to [Figure 15](#) through [Figure 18](#).

(SD_CLKOUT = SD_CLKIN)

Parameter	Symbol	Min	Typical	Max	Unit
SD_CLKIN high time	t_{sdclkh}	2.3	—	—	ns
SD_CLKIN low time	t_{sdclkl}	2.3	—	—	ns
SD_CLKOUT rise/fall time	$t_{sdclkrf}$	—	—	1	ns
SD_CLKOUT Frequency	—	—	150	—	MHz
SD_CLKOUT duty cycle	—	45	—	55	%
SD_CLKOUT rising edge to signal valid	t_{sdcmdv}	—	—	3.8	ns
Signal hold from SD_CLKOUT rising edge	t_{sdcmdh}	—	1.1	—	ns
SD_CLKOUT rising edge to SD_DQMn valid	t_{sddqv}	—	3.8	—	ns
SD_DQMn hold from SD_CLKOUT rising edge	t_{sddqh}	1.38	—	—	ns
SD_DATA valid setup to SD_CLKIN rising edge	t_{sddsu}	1.3	—	—	ns
SD_DATA valid hold to SD_CLKIN rising edge	t_{sddh}	2.1	—	—	ns
SD_CLKOUT rising edge to ADDRn valid	t_{sdav}	—	3.8	—	ns




Figure 15. External Memory Interface - SDRAM Burst Read Cycle




Figure 16. External Memory Interface - SDRAM Burst Write Cycle




Figure 17. External Memory Interface - SDRAM Auto Refresh Cycle