## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## CS5532/34-BS

## 24-bit $4 \Sigma$ ADCs with Ultra-Iow-noise PGIA

## Features

-Chopper-stabilized PGIA (Programmable Gain Instrumentation Amplifier, 1x to 64x)
$-6 \mathrm{nV} / \sqrt{\mathrm{Hz}} @ 0.1 \mathrm{~Hz}$ (No 1/f noise) at 64 x

- 1200 pA Input Current with Gains >1
aDelta-sigma Analog-to-digital Converter
- Linearity Error: 0.0007\% FS
- Noise-free Resolution: Up to 23 bits
-Two- or Four-channel Differential MUX
-Scalable Input Span via Calibration
- $\pm 5 \mathrm{mV}$ to differential $\pm 2.5 \mathrm{~V}$
$\square$ Scalable $\mathrm{V}_{\text {REF }}$ Input: Up to Analog Supply
aSimple Three-wire Serial Interface
- SPI ${ }^{\text {TM }}$ and Microwire ${ }^{\text {TM }}$ Compatible
- Schmitt Trigger on Serial Clock (SCLK)
aR/W Calibration Registers Per Channel
-Selectable Word Rates: 6.25 to 3,840 Sps
-Selectable 50 or 60 Hz Rejection
-Power Supply Configurations
$-\mathrm{VA}+=+5 \mathrm{~V}$; VA- $=0 \mathrm{~V}$; VD+ $=+3 \mathrm{~V}$ to +5 V
$-\mathrm{VA}+=+2.5 \mathrm{~V}$; $\mathrm{VA}-=-2.5 \mathrm{~V} ; \mathrm{VD}+=+3 \mathrm{~V}$ to +5 V
$-\mathrm{VA}+=+3 \mathrm{~V}$; $\mathrm{VA}-=-3 \mathrm{~V} ; \mathrm{VD}+=+3 \mathrm{~V}$


## General Description

The CS5532/34 are highly integrated $\Delta \Sigma$ Analog-to-Digital Converters (ADCs) which use charge-balance techniques to achieve 24-bit performance. The ADCs are optimized for measuring low-level unipolar or bipolar signals in weigh scale, process control, scientific, and medical applications.

To accommodate these applications, the ADCs come as either two-channel (CS5532) or four-channel (CS5534) devices and include a very low-noise, chopper-stabilized instrumentation amplifier ( $6 \mathrm{nV} / \sqrt{\mathrm{Hz}} @ 0.1 \mathrm{~Hz}$ ) with selectable gains of $1 \mathrm{x}, 2 \mathrm{x}, 4 \mathrm{x}, 8 \mathrm{x}, 16 \mathrm{x}, 32 \mathrm{x}$, and 64 x . These ADCs also include a fourth-order $\Delta \Sigma$ modulator followed by a digital filter which provides twenty selectable output word rates of $6.25,7.5,12.5,15,25,30,50,60,100$, 120, 200, 240, 400, 480, 800, 960, 1600, 1920, 3200, and 3840 Sps (MCLK = 4.9152 MHz).

To ease communication between the ADCs and a microcontroller, the converters include a simple three-wire serial interface which is $\mathrm{SPI}^{\text {TM }}$ and Microwire ${ }^{\text {TM }}$ compatible with a Schmitt-trigger input on the serial clock (SCLK).
High dynamic range, programmable output rates, and flexible power supply options makes these ADCs ideal solutions for weigh scale and process control applications.

## ORDERING INFORMATION

See page 47


## TABLE OF CONTENTS

1. CHARACTERISTICS AND SPECIFICATIONS .....  .4
ANALOG CHARACTERISTICS ..... 4
TYPICAL RMS NOISE (NV) .....  7
TYPICAL NOISE-FREE RESOLUTION(BITS) .....  7
5 V DIGITAL CHARACTERISTICS ..... 8
3 V DIGITAL CHARACTERISTICS .....  8
DYNAMIC CHARACTERISTICS ..... 9
ABSOLUTE MAXIMUM RATINGS ..... 9
SWITCHING CHARACTERISTICS ..... 10
2. GENERAL DESCRIPTION ..... 12
2.1. Analog Input ..... 12
2.1.1. Analog Input Span ..... 13
2.1.2. Multiplexed Settling Limitations ..... 13
2.1.3. Voltage Noise Density Performance ..... 13
2.1.4. No Offset DAC ..... 14
2.2. Overview of ADC Register Structure and Operating Modes ..... 14
2.2.1. System Initialization ..... 15
2.2.2. Serial Port Interface ..... 22
2.2.3. Reading/Writing On-Chip Registers ..... 23
2.3. Configuration Register ..... 23
2.3.1. Power Consumption ..... 23
2.3.2. System Reset Sequence ..... 23
2.3.3. Input Short ..... 24
2.3.4. Guard Signal ..... 24
2.3.5. Voltage Reference Select ..... 24
2.3.6. Output Latch Pins ..... 24
2.3.7. Offset and Gain Select ..... 25
2.3.8. Filter Rate Select ..... 25
2.4. Setting up the CSRs for a Measurement ..... 27
2.5. Calibration ..... 30
2.5.1. Calibration Registers ..... 30
2.5.2. Performing Calibrations ..... 31
2.5.3. Self Calibration ..... 31
2.5.4. System Calibration ..... 32
2.5.5. Calibration Tips ..... 32
2.5.6. Limitations in Calibration Range ..... 33
2.6. Performing Conversions ..... 33
2.6.1. Single Conversion Mode ..... 33
2.6.2. Continuous Conversion Mode ..... 34
2.6.3. Examples of Using CSRs to Perform Conversions and Calibrations ..... 35
2.7. Using Multiple ADCs Synchronously ..... 36
2.8. Conversion Output Coding ..... 36
2.9. Digital Filter ..... 38
2.10. Clock Generator ..... 39
2.11. Power Supply Arrangements ..... 39
2.12. Getting Started ..... 43
2.13. PCB Layout ..... 43
3. PIN DESCRIPTIONS ..... 44
4. SPECIFICATION DEFINITIONS ..... 46
5. ORDERING INFORMATION ..... 47
6. ENVIRONMENTAL, MANUFACTURING, \& HANDLING INFORMATION ..... 47
7. PACKAGE DRAWINGS ..... 48

## LIST OF FIGURES

Figure 1. SDI Write Timing (Not to Scale)............................................................................ 11
Figure 2. SDO Read Timing (Not to Scale).......................................................................... 11
Figure 3. Multiplexer Configuration ....................................................................................... 12
Figure 4. Input models for AIN+ and AIN- pins .................................................................... 13
Figure 5. Measured Voltage Noise Density.......................................................................... 13
Figure 6. CS5532/34 Register Diagram ............................................................................... 14
Figure 7. Command and Data Word Timing ......................................................................... 22
Figure 8. Guard Signal Shielding Scheme ........................................................................... 24
Figure 9. Input Reference Model when VRS = 1 .................................................................. 25
Figure 10. Input Reference Model when VRS = 0 ................................................................ 25
Figure 11. Self Calibration of Offset..................................................................................... 32
Figure 12. Self Calibration of Gain ....................................................................................... 32
Figure 13. System Calibration of Offset ............................................................................... 32
Figure 14. System Calibration of Gain ................................................................................ 32
Figure 15. Synchronizing Multiple ADCs.............................................................................. 36
Figure 16. Digital Filter Response (WR = 60 Sps) ................................................................ 38
Figure 18. 120 Sps Filter Phase Plot to 120 Hz .................................................................... 38
Figure 17. 120 Sps Filter Magnitude Plot to 120 Hz ............................................................. 38
Figure 19. Z-Transforms of Digital Filters............................................................................. 38
Figure 20. On-chip Oscillator Model..................................................................................... 39
Figure 21. CS5532 Configured with a Single +5 V Supply ................................................... 40
Figure 22. CS5532 Configured with $\pm 2.5$ V Analog Supplies................................................. 41
Figure 23. CS5532 Configured with $\pm 3$ V Analog Supplies.................................................... 41
Figure 24. CS5532 Configured for Thermocouple Measurement ......................................... 42
Figure 25. Bridge with Series Resistors............................................................................... 42
LIST OF TABLES
Table 1. Conversion Timing - Single Mode .......................................................................... 34
Table 2. Conversion Timing - Continuous Mode .................................................................. 35
Table 3. Command Byte Pointer .......................................................................................... 35
Table 4. Output Coding for 24-bit CS5532 and CS5534....................................................... 37

## 1. CHARACTERISTICS AND SPECIFICATIONS

## ANALOG CHARACTERISTICS

(VA+, VD+ = $5 \mathrm{~V} \pm 5 \%$; VREF+ = 5 V ; VA-, VREF-, DGND $=0 \mathrm{~V} ; \mathrm{MCLK}=4.9152 \mathrm{MHz}$;
OWR (Output Word Rate) $=60$ Sps; Bipolar Mode; Gain = 32)
(See Notes 1 and 2.)

| Parameter |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Accuracy |  |  |  |  |  |
| Linearity Error |  | - | $\pm 0.0007$ | $\pm 0.0015$ | \%FS |
| No Missing Codes |  | 24 | - | - | Bits |
| Bipolar Offset |  | - | $\pm 16$ | $\pm 32$ | $\mathrm{LSB}_{24}$ |
| Unipolar Offset |  | - | $\pm 32$ | $\pm 64$ | $\mathrm{LSB}_{24}$ |
| Offset Drift | (Notes 3 and 4) | - | 640/G + 5 | - | $\mathrm{nV} /{ }^{\circ} \mathrm{C}$ |
| Bipolar Full-scale Error |  | - | $\pm 8$ | $\pm 31$ | ppm |
| Unipolar Full-scale Error |  | - | $\pm 16$ | $\pm 62$ | ppm |
| Full-scale Drift | (Note 4) | - | 2 | - | ppm/ ${ }^{\circ} \mathrm{C}$ |

Notes: 1. Applies after system calibration at any temperature within $-40^{\circ} \mathrm{C} \sim+85^{\circ} \mathrm{C}$.
2. Specifications guaranteed by design, characterization, and/or test. LSB is 24 bits.
3. This specification applies to the device only and does not include any effects by external parasitic thermocouples. The PGIA contributes 5 nV of offset drift, and the modulator contributes $640 / \mathrm{GnV}$ of offset drift, where $G$ is the amplifier gain setting.
4. Drift over specified temperature range after calibration at power-up at $25^{\circ} \mathrm{C}$.

## ANALOG CHARACTERISTICS (Continued)

(See Notes 1 and 2.)

| Parameter |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Input |  |  |  |  |  |
| Common Mode + Signal on | AIN-Bipolar/Unipolar Mode <br> Gain = 1 <br> Gain $=2,4,8,16,32,64 \quad$ (Note 5) | $\left\lvert\, \begin{gathered} \text { VA- } \\ \text { VA- }+0.7 \end{gathered}\right.$ |  | $\begin{gathered} V A+ \\ \text { VA+-1.7 } \end{gathered}$ | V |
| CVF Current on AIN+ or AIN- | $\begin{aligned} & \text { Gain }=1 \\ & \text { Gain }=2,4,8,16,32,64 \end{aligned} \quad(\text { Note } 6,7)$ | - | $\begin{gathered} 50 \\ 1200 \end{gathered}$ | - | $\begin{aligned} & \hline \mathrm{nA} \\ & \mathrm{pA} \\ & \hline \end{aligned}$ |
| Input Current Noise | $\begin{aligned} & \text { Gain }=1 \\ & \text { Gain }=2,4,8,16,32,64 \end{aligned}$ | - | $\begin{gathered} 200 \\ 1 \end{gathered}$ | - | $\begin{aligned} & \mathrm{pA} / \sqrt{\mathrm{Hz}} \\ & \mathrm{pA} / \sqrt{\mathrm{Hz}} \end{aligned}$ |
| Input Leakage for Mux when | $25^{\circ} \mathrm{C}$ ) | - | 10 | - | pA |
| Off-channel Mux Isolation |  | - | 120 | - | dB |
| Open Circuit Detect Current |  | 100 | 300 | - | nA |
| Common Mode Rejection | $\begin{aligned} & \mathrm{dc}, \text { Gain }=1 \\ & \mathrm{dc}, \text { Gain }=64 \\ & 50,60 \mathrm{~Hz} \end{aligned}$ | - | $\begin{gathered} \hline 90 \\ 130 \\ 120 \end{gathered}$ | - | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \hline \end{aligned}$ |
| Input Capacitance |  | - | 60 | - | pF |
| Guard Drive Output |  | - | 20 | - | $\mu \mathrm{A}$ |
| Voltage Reference Input |  |  |  |  |  |
| Range | (VREF+) - (VREF-) | 1 | 2.5 | (VA+)-(VA-) | V |
| CVF Current | (Note 6, 7) | - | 50 | - | nA |
| Common Mode Rejection | $\begin{aligned} & \mathrm{dc} \\ & 50,60 \mathrm{~Hz} \end{aligned}$ | - | $\begin{aligned} & \hline 120 \\ & 120 \end{aligned}$ | - | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Input Capacitance |  | 11 | - | 22 | pF |
| System Calibration Specifications |  |  |  |  |  |
| Full-scale Calibration Range | Bipolar/Unipolar Mode | 3 | - | 110 | \%FS |
| Offset Calibration Range | Bipolar Mode | -100 | - | 100 | \%FS |
| Offset Calibration Range | Unipolar Mode | -90 | - | 90 | \%FS |

Notes: 5. The voltage on the analog inputs is amplified by the PGIA, and becomes $\mathrm{V}_{\mathrm{CM}} \pm$ Gain*(AIN+ - AIN-)/2 at the differential outputs of the amplifier. In addition to the input common mode + signal requirements for the analog input pins, the differential outputs of the amplifier must remain between (VA- +0.1 V ) and $(\mathrm{VA}+-0.1 \mathrm{~V})$ to avoid saturation of the output stage.
6. See the section of the data sheet which discusses input models.
7. Input current on AIN+ or AIN- (with Gain = 1), or VREF+ or VREF- may increase to 250 nA if operated within 50 mV of VA+ or VA-. This is due to the rough charge buffer being saturated under these conditions.

ANALOG CHARACTERISTICS (Continued)
(See Notes 1 and 2.)

| Parameter |  |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supplies |  |  |  |  |  |  |
| DC Power Supply Currents (Normal Mode) |  |  |  | $\begin{aligned} & 13 \\ & 0.5 \end{aligned}$ | $\begin{gathered} 15 \\ 1 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Power Consumption | Normal Mode Standby Sleep | (Notes 8 and 9) |  | $\begin{gathered} \hline 70 \\ 4 \\ 500 \\ \hline \end{gathered}$ | $80$ | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \\ & \mu \mathrm{~W} \end{aligned}$ |
| Power Supply Rejection | dc Positive Supplies dc Negative Supply | (Note 10) | - | $\begin{aligned} & 115 \\ & 115 \end{aligned}$ | - | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |

8. All outputs unloaded. All input CMOS levels.
9. Power is specified when the instrumentation amplifier (Gain $\geq 2$ ) is on. Analog supply current is reduced by approximately $1 / 2$ when the instrumentation amplifier is off (Gain $=1$ ).
10. Tested with 100 mV change on VA+ or VA-.

## TYPICAL RMS NOISE (nV)

(See notes 11, 12, 13 and 14)

| Output Word |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rate (Sps) | $\mathbf{3} \mathbf{d B}$ Filter <br> Frequency (Hz) | Instrumentation Amplifier Gain |  |  |  |  |  |  |
|  | 1.94 | $\mathbf{x 6 4}$ | $\mathbf{x 3 2}$ | $\mathbf{x 1 6}$ | $\mathbf{x 8}$ | $\mathbf{x 4}$ | $\mathbf{x 2}$ | $\mathbf{x 1}$ |
| 15 | 3.88 | 12 | 9 | 10 | 15 | 26 | 50 | 99 |
| 30 | 7.75 | 17 | 18 | 15 | 21 | 37 | 70 | 139 |
| 60 | 15.5 | 24 | 25 | 21 | 30 | 52 | 99 | 196 |
| 120 | 31 | 34 | 36 | 42 | 42 | 73 | 140 | 277 |
| 240 | 62 | 80 | 136 | 260 | 514 | 103 | 198 | 392 |
| 480 | 122 | 113 | 194 | 369 | 730 | 1450 | 2050 | 4090 |
| 960 | 230 | 159 | 274 | 523 | 1030 | 2060 | 4110 | 5810 |
| 1,920 | 390 | 260 | 470 | 912 | 1810 | 3620 | 7230 | 14500 |
| 3,840 | 780 | 1360 | 2690 | 5380 | 10800 | 21500 | 43000 | 86000 |

Notes: 11. The -B devices provide the best noise specifications.
12. Wideband noise aliased into the baseband. Referred to the input. Typical values shown for $25^{\circ} \mathrm{C}$.
13. For Peak-to-Peak Noise multiply by 6.6 for all ranges and output rates.
14. Word rates and -3 dB points with $\mathrm{FRS}=0$. When $\mathrm{FRS}=1$, word rates and -3 dB points scale by $5 / 6$.

## TYPICAL NOISE-FREE RESOLUTION(BITS)

(See Notes 15 and 16)

| Output Word | 23 dB Filter | Instrumentation Amplifier Gain |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rate (Sps) | Frequency (Hz) | $\mathbf{x 6 4}$ | $\mathbf{x 3 2}$ | $\mathbf{x 1 6}$ | $\mathbf{x 8}$ | $\mathbf{x 4}$ | $\mathbf{x 2}$ | $\mathbf{x 1}$ |  |
| 7.5 | 1.94 | 20 | 21 | 22 | 23 | 23 | 23 | 23 |  |
| 15 | 3.88 | 20 | 21 | 22 | 22 | 22 | 22 | 22 |  |
| 30 | 7.75 | 19 | 20 | 21 | 22 | 22 | 22 | 22 |  |
| 60 | 15.5 | 19 | 20 | 21 | 21 | 21 | 21 | 21 |  |
| 120 | 31 | 18 | 19 | 20 | 21 | 21 | 21 | 21 |  |
| 240 | 62 | 17 | 17 | 18 | 18 | 18 | 18 | 18 |  |
| 480 | 122 | 17 | 17 | 17 | 17 | 17 | 17 | 17 |  |
| 960 | 230 | 16 | 16 | 17 | 17 | 17 | 17 | 17 |  |
| 1,920 | 390 | 16 | 16 | 16 | 16 | 16 | 16 | 16 |  |
| 3,840 | 780 | 13 | 13 | 13 | 13 | 13 | 13 | 13 |  |

15. Noise-free resolution listed is for bipolar operation, and is calculated as LOG((Input Span)/(6.6xRMS Noise))/LOG(2) rounded to the nearest bit. For unipolar operation, the input span is $1 / 2$ as large, so one bit is lost. The input span is calculated in the analog input span section of the data sheet. The noise-free resolution table is computed with a value of 1.0 in the gain register. Values other than 1.0 will scale the noise, and change the noise-free resolution accordingly.
16. "Noise-free resolution" is not the same as "effective resolution". Effective resolution is based on the RMS noise value, while noise-free resolution is based on a peak-to-peak noise value specified as 6.6 times the RMS noise value. Effective resolution is calculated as LOG((Input Span)/(RMS Noise))/LOG(2).

Specifications are subject to change without notice.

## 5 V DIGITAL CHARACTERISTICS

(VA+, VD+ = 5 V $\pm 5 \%$; VA-, DGND = 0 V; See Notes 2 and 17.)

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| High-level Input Voltage $\quad$ All Pins Except SCLK | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{gathered} 0.6 \mathrm{VD}+ \\ (\mathrm{VD}+)-0.45 \end{gathered}$ |  | $\begin{aligned} & \hline \mathrm{VD}+ \\ & \mathrm{VD}+ \end{aligned}$ | V |
| Low-level Input Voltage All Pins Except SCLK | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ | - | $\begin{aligned} & 0.8 \\ & 0.6 \end{aligned}$ | V |
| High-level Output Voltage $\begin{array}{r}\text { A0 and A1, } \mathrm{I}_{\text {out }}=-1.0 \mathrm{~mA} \\ \text { SDO, } \mathrm{I}_{\text {out }}=-5.0 \mathrm{~mA}\end{array}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \hline(\mathrm{VA}+)-1.0 \\ & (\mathrm{VD}+)-1.0 \end{aligned}$ | - | - | V |
| Low-level Output Voltage $\quad$ A0 and A1, $I_{\text {out }}=1.0 \mathrm{~mA}$ SDO, $I_{\text {out }}=5.0 \mathrm{~mA}$ | $\mathrm{V}_{\text {OL }}$ | - | - | $\begin{gathered} (\mathrm{VA}-)+0.4 \\ 0.4 \end{gathered}$ | V |
| Input Leakage Current | $1{ }_{\text {in }}$ | - | $\pm 1$ | $\pm 10$ | $\mu \mathrm{A}$ |
| SDO Tri-State Leakage Current | loz | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Digital Output Pin Capacitance | $\mathrm{C}_{\text {out }}$ | - | 9 | - | pF |

## 3 V DIGITAL CHARACTERISTICS

( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{VA}+=5 \mathrm{~V} \pm 5 \% ; \mathrm{VD}+=3.0 \mathrm{~V} \pm 10 \%$; VA-, DGND = 0V; See Notes 2 and 17.)

17. All measurements performed under static conditions.

## DYNAMIC CHARACTERISTICS

| Parameter | Symbol | Ratio | Unit |
| :---: | :---: | :---: | :---: |
| Modulator Sampling Rate | $\mathrm{f}_{\mathrm{s}}$ | MCLK/16 | Sps |
| Filter Settling Time to 1/2 LSB (Full Scale Step Input) |  |  |  |
| Single Conversion mode (Notes 18, 19, and 20) | $\mathrm{t}_{\mathrm{s}}$ |  |  |
| Continuous Conversion mode, OWR $<3200 \mathrm{Sps}$ | $\mathrm{t}_{\mathrm{s}}$ | $5 / \mathrm{OWR}_{\text {sinc5 }}+3 /$ OWR | s |
| Continuous Conversion mode, OWR $\geq 3200 \mathrm{Sps}$ | $\mathrm{t}_{\mathrm{s}}$ | $5 / O W R$ | s |

18. The ADCs use a Sinc ${ }^{5}$ filter for the 3200 Sps and 3840 Sps output word rate (OWR) and a Sinc ${ }^{5}$ filter followed by a $\mathrm{Sinc}^{3}$ filter for the other OWRs. $\mathrm{OWR}_{\text {sinc5 }}$ refers to the $3200 \mathrm{Sps}(\mathrm{FRS}=1$ ) or 3840 Sps (FRS $=0$ ) word rate associated with the $\mathrm{Sinc}^{5}$ filter.
19. The single conversion mode only outputs fully settled conversions. See Table 1 for more details about single conversion mode timing. $\mathrm{OWR}_{\mathrm{SC}}$ is used here to designate the different conversion time associated with single conversions.
20. The continuous conversion mode outputs every conversion. This means that the filter's settling time with a full scale step input in the continuous conversion mode is dictated by the OWR.

## ABSOLUTE MAXIMUM RATINGS

(DGND = 0 V; See Note 21.)

| Parameter |  | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC Power Supplies | (Notes 22 and 23) Positive Digital Positive Analog Negative Analog | VD+ <br> VA+ <br> VA- | $\begin{array}{r} -0.3 \\ -0.3 \\ +0.3 \end{array}$ |  | $\begin{aligned} & +6.0 \\ & +6.0 \\ & -3.75 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Input Current, Any Pin Except Supplies | (Notes 24 and 25) | 1 IN | - | - | $\pm 10$ | mA |
| Output Current |  | Iout | - | - | $\pm 25$ | mA |
| Power Dissipation | (Note 26) | PDN | - | - | 500 | mW |
| Analog Input Voltage | VREF pins AIN Pins | $\begin{aligned} & \hline \mathrm{V}_{\text {INR }} \\ & \mathrm{V}_{\text {INA }} \end{aligned}$ | $\begin{aligned} & \text { (VA-) }-0.3 \\ & \text { (VA-) }-0.3 \end{aligned}$ |  | $\begin{aligned} & (\mathrm{VA}+)+0.3 \\ & (\mathrm{VA}+)+0.3 \end{aligned}$ | V |
| Digital Input Voltage |  | $\mathrm{V}_{\text {IND }}$ | -0.3 | - | (VD+) + 0.3 | V |
| Ambient Operating Temperature |  | $\mathrm{T}_{\mathrm{A}}$ | -40 | - | 85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature |  | $\mathrm{T}_{\text {stg }}$ | -65 | - | 150 | ${ }^{\circ} \mathrm{C}$ |

Notes: 21. All voltages with respect to ground.
22. VA+ and VA- must satisfy $\{(\mathrm{VA}+)-(\mathrm{VA}-)\} \leq+6.6 \mathrm{~V}$.
23. VD+ and VA- must satisfy $\{(\mathrm{VD}+)-(\mathrm{VA}-)\} \leq+7.5 \mathrm{~V}$.
24. Applies to all pins including continuous overvoltage conditions at the analog input (AIN) pins.
25. Transient current of up to 100 mA will not cause SCR latch-up. Maximum input current for a power supply pin is $\pm 50 \mathrm{~mA}$.
26. Total power dissipation, including all input currents and output currents.

## WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

## SWITCHING CHARACTERISTICS

(VA+ = 2.5 V or $5 \mathrm{~V} \pm 5 \%$; VA- $=-2.5 \mathrm{~V} \pm 5 \%$ or 0 V ; VD+ $=3.0 \mathrm{~V} \pm 10 \%$ or $5 \mathrm{~V} \pm 5 \%$; $\mathrm{DGND}=0 \mathrm{~V}$; Levels: Logic $0=0$ V , Logic $1=\mathrm{VD}+; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$; See Figures 1 and 2.)

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Master Clock Frequency <br> (Note 27) <br> External Clock or Crystal Oscillator | MCLK | 1 | 4.9152 | 5 | MHz |
| Master Clock Duty Cycle |  | 40 | - | 60 | \% |
| Rise Times <br> (Note 28) Any Digital Input Except SCLK <br> SCLK <br> Any Digital Output | $\mathrm{t}_{\text {rise }}$ | - | 50 | $\begin{array}{r} 1.0 \\ 100 \\ - \end{array}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ ns |
| Fall Times <br> (Note 28) <br> Any Digital Input Except SCLK <br> SCLK <br> Any Digital Output | $t_{\text {fall }}$ | - | $50$ | $\begin{array}{r} 1.0 \\ 100 \\ \hline \end{array}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ ns |
| Start-up |  |  |  |  |  |
| Oscillator Start-up Time $\quad$ XTAL $=4.9152 \mathrm{MHz}$ (Note 29) | $\mathrm{t}_{\text {ost }}$ | - | 20 | - | ms |
| Serial Port Timing |  |  |  |  |  |
| Serial Clock Frequency | SCLK | 0 | - | 2 | MHz |
| Serial Clock <br> Pulse Width High Pulse Width Low | $\begin{aligned} & t_{1} \\ & t_{2} \end{aligned}$ | $\begin{aligned} & 250 \\ & 250 \end{aligned}$ |  | - | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| SDI Write Timing |  |  |  |  |  |
| $\overline{\mathrm{CS}}$ Enable to Valid Latch Clock | $t_{3}$ | 50 | - | - | ns |
| Data Set-up Time prior to SCLK rising | $\mathrm{t}_{4}$ | 50 | - | - | ns |
| Data Hold Time After SCLK Rising | $\mathrm{t}_{5}$ | 100 | - | - | ns |
| SCLK Falling Prior to $\overline{\mathrm{CS}}$ Disable | $\mathrm{t}_{6}$ | 100 | - | - | ns |
| SDO Read Timing |  |  |  |  |  |
| $\overline{\mathrm{CS}}$ to Data Valid | $\mathrm{t}_{7}$ | - | - | 150 | ns |
| SCLK Falling to New Data Bit | $\mathrm{t}_{8}$ | - | - | 150 | ns |
| $\overline{\mathrm{CS}}$ Rising to SDO Hi-Z | $\mathrm{t}_{9}$ | - | - | 150 | ns |

Notes: 27. Device parameters are specified with a 4.9152 MHz clock.
28. Specified using $10 \%$ and $90 \%$ points on waveform of interest. Output loaded with 50 pF .
29. Oscillator start-up time varies with crystal parameters. This specification does not apply when using an external clock source.


Figure 1. SDI Write Timing (Not to Scale)


Figure 2. SDO Read Timing (Not to Scale)

## 2. GENERAL DESCRIPTION

The CS5532/34 are highly integrated $\Delta \Sigma$ Analog-to-Digital Converters (ADCs) which use chargebalance techniques to achieve 24-bit performance. The ADCs are optimized for measuring low-level unipolar or bipolar signals in weigh scale, process control, scientific, and medical applications.

To accommodate these applications, the ADCs come as either two-channel (CS5532) or four-channel (CS5534) devices and include a very-lownoise, chopper-stabilized, programmable-gain instrumentation amplifier (PGIA, $6 \mathrm{nV} / \sqrt{\mathrm{Hz}} @$ 0.1 Hz ) with selectable gains of $1 \times, 2 \times, 4 \times, 8 \times$, $16 \times, 32 \times$, and $64 \times$. These ADCs also include a fourth-order $\Delta \Sigma$ modulator followed by a digital filter which provides twenty selectable output word rates of $6.25,7.5,12.5,15,25,30,50,60,100,120$, 200, 240, 400, 480, 800, 960, 1600, 1920, 3200, and 3840 Samples per second (MCLK $=4.9152 \mathrm{MHz}$ ).
To ease communication between the ADCs and a microcontroller, the converters include a simple three-wire serial interface which is SPI and Mi-
crowire compatible with a Schmitt-trigger input on the serial clock (SCLK).

### 2.1. Analog Input

Figure 3 illustrates a block diagram of the CS5532/34. The front end consists of a multiplexer, a unity gain coarse/fine charge input buffer, and a programmable-gain, chopper-stabilized instrumentation amplifier. The unity gain buffer is activated any time conversions are performed with a gain of one and the instrumentation amplifier is activated any time conversions are performed with gain settings greater than one.

The unity gain buffer is designed to accommodate rail-to-rail input signals. The common mode plus signal range for the unity gain buffer amplifier is VA- to VA+. Typical CVF (sampling) current for the unity gain buffer amplifier is about 50 nA (MCLK $=4.9152 \mathrm{MHz}$, see Figure 4).

The instrumentation amplifier is chopper stabilized and operates with a chop-clock frequency of MCLK/128. The CVF (sampling) current into the


Figure 3. Multiplexer Configuration
instrumentation amplifier is typically 1200 pA over $\quad-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}(\mathrm{MCLK}=4.9152 \mathrm{MHz})$. The common-mode plus signal range of the instrumentation amplifier is (VA-) +0.7 V to (VA+) 1.7 V.

Figure 4 illustrates the input models for the amplifiers. The dynamic input current for each of the pins can be determined from the models shown.


Figure 4. Input models for AIN+ and AIN- pins

Note: The $\mathrm{C}=3.9 \mathrm{pF}$ and $\mathrm{C}=14 \mathrm{pF}$ capacitors are for input current modeling only. For physical input capacitance see 'Input Capacitance' specification under Analog Characteristics.

### 2.1.1. Analog Input Span

The full-scale input signal that the converter can digitize is a function of the gain setting and the reference voltage connected between the VREF+ and VREF- pins. The full-scale input span of the converter is ((VREF+) - (VREF-))/(GxA), where G is the gain of the amplifier and A is 2 for $\mathrm{VRS}=0$, or A is 1 for VRS $=1$. VRS is the Voltage Reference

Select bit, and must be set according to the differential voltage applied to the VREF+ and VREF- pins on the part. See section 2.3.5 for more details.

After reset, the unity gain buffer is engaged. With a 2.5 V reference this would make the full-scale input range default to 2.5 V . By activating the instrumentation amplifier (i.e. a gain setting other than 1 ) and using a gain setting of 32 , the full-scale input range can quickly be set to $2.5 / 32$ or about 78 mV . Note that these input ranges assume the calibration registers are set to their default values (i.e. Gain $=1.0$ and Offset $=0.0$ ).

### 2.1.2. Multiplexed Settling Limitations

The settling performance of the CS5532/34 in multiplexed applications is affected by the single-pole, low-pass filter which follows the instrumentation amplifier (see Figure 3). To achieve data sheet settling and linearity specifications, it is recommended that a 22 nF C0G capacitor be used. Capacitors as low as 10 nF or X 7 R type capacitors can also be used with some minor increase in distortion for AC signals.

### 2.1.3. Voltage Noise Density Performance

Figure 5 illustrates the measured voltage noise density versus frequency from 0.025 Hz to 10 Hz of a CS5532-BS. The device was powered with $\pm 2.5 \mathrm{~V}$ supplies, using 30 Sps OWR, the 64 x gain range, bipolar mode, and with the input short bit enabled.


Figure 5. Measured Voltage Noise Density, 64x

### 2.1.4. No Offset DAC

An offset DAC was not included in the CS553X family because the high dynamic range of the converter eliminates the need for one. The offset register can be manipulated by the user to mimic the function of a DAC if desired.

### 2.2. Overview of ADC Register Structure and Operating Modes

The CS5532/34 ADCs have an on-chip controller, which includes a number of user-accessible registers. The registers are used to hold offset and gain calibration results, configure the chip's operating modes, hold conversion instructions, and to store conversion data words. Figure 6 depicts a block diagram of the on-chip controller's internal registers.
Each of the converters has 32-bit registers to function as offset and gain calibration registers for each channel. The CS5532 has two offset and two gain calibration registers, the CS5534 has four offset and four gain calibration registers. These registers
hold calibration results. The contents of these registers can be read or written by the user. This allows calibration data to be off-loaded into an external EEPROM. The user can also manipulate the contents of these registers to modify the offset or the gain slope of the converter.

The converters include a 32-bit configuration register which is used for setting options such as the power down modes, resetting the converter, shorting the analog inputs, and enabling diagnostic test bits like the guard signal.

A group of registers, called Channel Setup Registers, are used to hold pre-loaded conversion instructions. Each channel setup register is 32 bits wide, and holds two 16-bit conversion instructions referred to as Setups. Upon power up, these registers can be initialized by the system microcontroller with conversion instructions. The user can then instruct the converter to perform single or multiple


Figure 6. CS5532/34 Register Diagram
conversions or calibrations with the converter in the mode defined by one of these Setups.
Using the single conversion mode, an 8-bit command word can be written into the serial port. The command includes pointer bits which 'point' to a 16-bit command in one of the Channel Setup Registers which is to be executed. The 16 -bit Setups can be programmed to perform a conversion on any of the input channels of the converter. More than one of the 16-bit Setups can be used for the same analog input channel. This allows the user to convert on the same signal with either a different conversion speed, a different gain range, or any of the other options available in the channel setup registers. Alternately, the user can set up the registers to perform different conversion conditions on each of the input channels.

The ADCs also include continuous conversion capability. The ADCs can be instructed to continuously convert, referencing one 16 -bit command Setup. In the continuous conversions mode, the conversion data words are loaded into a shift register. The converter issues a flag on the SDO pin when a conversion cycle is completed so the user can read the register, if need be. See "Performing Conversions" on page 33 for more details.

The following pages document how to initialize the converter, perform offset and gain calibrations, and how to configure the converter for the various conversion modes. Each of the bits of the configuration register and of the Channel Setup Registers is described. A list of examples follows the description section. Also the Command Register Quick Reference can be used to decode all valid commands (the first 8 bits into the serial port).

### 2.2.1. System Initialization

The CS5532/34 provide no power-on-reset function. To initialize the ADCs, the user must perform a software reset by resetting the ADC's serial port with the Serial Port Initialization sequence. This sequence resets the serial port to the command mode
and is accomplished by transmitting at least 15 SYNC1 command bytes ( $0 x$ FF hexadecimal), followed by one SYNC0 command ( $0 x \mathrm{xE}$ hexadecimal). Note that this sequence can be initiated at anytime to reinitialize the serial port. To complete the system initialization sequence, the user must also perform a system reset sequence which is as follows: Write a logic 1 into the RS bit of the configuration register. This will reset the calibration registers and other logic (but not the serial port). A valid reset will set the RV bit in the configuration register to a logic 1. After writing the RS bit to a logic 1, wait 20 microseconds, then write the RS bit back to logic 0 . While this involves writing an entire word into the configuration register, the RV bit is a read-only bit, therefore a write to the configuration register will not overwrite the RV bit. After clearing the RS bit back to logic 0 , read the configuration register to check the state of the RV bit as this indicates that a valid reset occurred. Reading the configuration register clears the RV bit back to logic 0 .

Completing the reset cycle initializes the on-chip registers to the following states:

| Configuration Register: | $00000000(\mathrm{H})$ |
| :--- | :--- |
| Offset Registers: | $00000000(\mathrm{H})$ |
| Gain Registers: | $01000000(\mathrm{H})$ |
| Channel Setup Registers: | $00000000(\mathrm{H})$ |

Note: Previous datasheets stated that the RS bit would clear itself back to logic 0 and therefore the user was not required to write the RS bit back to logic 0 . The current data sheet instruction that requires the user to write into the configuration register to clear the RS bit has been added to insure that the RS bit is cleared. Characterization across multiple lots of silicon has indicated some chips do not automatically reset the RS bit to logic 0 in the configuration register, although the reset function is completed. This occurs only on small number of chips when the VA- supply is negative with respect to DGND. This has not caused an operational issue for customers because their start-up sequence includes
writing a word (with $\mathrm{RS}=0$ ) into the configuration register after performing a reset. The change in the reset sequence to include writing the RS bit back to 0 insures the clearing of the RS bit in the event that a user does not write into the configuration register after the RS bit has been set.

The RV bit in the Configuration Register is set to indicate a valid reset has occurred. The RS bit should be written back to logic 0 to complete the reset cycle. After a system initialization or reset, the
on-chip controller is initialized into command mode where it waits for a valid command (the first 8 bits written into the serial port are shifted into the command register). Once a valid command is received and decoded, the byte instructs the converter to either acquire data from or transfer data to an internal register(s), or perform a conversion or a calibration. The Command Register Descriptions section can be used to decode all valid commands.

### 2.2.2. Command Register Quick Reference

| D7(MS | SB) D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | ARA | CS1 | CSO | R/W | RSB2 | RSB1 | RSB0 |
| BIT | NAME | VALUE FUNCTION |  |  |  |  |  |
| D7 | Command Bit, C | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Must be logic 0 for these commands. <br> These commands are invalid if this bit is logic 1. |  |  |  |  |
| D6 | Access Registers as Arrays, ARA |  | Ignore this function. <br> Access the respective registers, offset, gain, or channel-setup, as an array of registers. The particular registers accessed are determined by the RS bits. The registers are accessed MSB first with physical channel 0 accessed first followed by physical channel 1 next and so forth. |  |  |  |  |
| D5-D4 | Channel Select Bits, CS1-CS0 | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | CS1-CS0 provide the address of one of the two (four for CS5534) physical input channels. These bits are also used to access the calibration registers associated with the respective physical input channel. Note that these bits are ignored when reading data register. |  |  |  |  |
| D3 | Read/Write, R/W | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Write to selected regis Read from selected r |  |  |  |  |
| D2-D0 | $\begin{aligned} & \text { Register Select Bit, } \\ & \text { RSB3-RSB0 } \end{aligned}$ | $\begin{aligned} & 000 \\ & 001 \\ & 010 \\ & 011 \\ & 101 \\ & 110 \\ & 111 \end{aligned}$ | Reserved <br> Offset Register <br> Gain Register Configuration Registe Channel-Setup Regis Reserved Reserved |  |  |  |  |


| D7(MSB) | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | MC | CSRP2 | CSRP1 | CSRP0 | CC2 | CC1 | CC0 |


| BIT | NAME | VALUE FUNCTION |  |
| :--- | :--- | :---: | :--- |
| D7 | Command Bit, C | 0 | These commands are invalid if this bit is logic 0. |
|  |  | 1 | Must be logic 1 for these commands. |
| D6 | Multiple Conver- | 0 | Perform fully settled single conversions. |
|  | sions, MC | 1 | Perform conversions continuously. |
| D5-D3 | Channel-Setup Reg- | 000 | These bits are used as pointers to the channel-setup registers. Either a single con- |
|  | ister Pointer Bits, | $\ldots$ | version or continuous conversions are performed on the channel setup register |
|  | CSRP | 111 | pointed to by these bits. |
| D2-D0 | Conversion/Calibra- | 000 | Normal Conversion |
|  | tion Bits, CC2-CC0 | 001 | Self-Offset Calibration |
|  |  | 010 | Self-Gain Calibration |
|  | 011 | Reserved |  |
|  | 100 | Reserved |  |
|  | 101 | System-Offset Calibration |  |
|  | 110 | System-Gain Calibration |  |
|  | 111 | Reserved |  |

### 2.2.3. Command Register Descriptions

## READ/WRITE ALL OFFSET CALIBRATION REGISTERS

| D7(MSB) | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | R/W | 0 | 0 | 1 |

Function: These commands are used to access the offset registers as arrays.
$R \bar{W}$ (Read/ $\overline{\text { Write) }}$
$0 \quad$ Write to selected registers.
1 Read from selected registers.

## READ/WRITE ALL GAIN CALIBRATION REGISTERS

| D7(MSB) | D6 | D5 | D4 | D3 | D2 | D1 | DO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | R/W | 0 | 1 | 0 |

Function: These commands are used to access the gain registers as arrays.
$R \bar{W}$ (Read/ $\overline{\text { Write) }}$

| 0 | Write to selected registers. |
| :--- | :--- |
| 1 | Read from selected registers. |

## READ/WRITE ALL CHANNEL-SETUP REGISTERS

| D7(MSB) | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | R/W | 1 | 0 | 1 |

Function: These commands are used to access the channel-setup registers as arrays.
$R \bar{W}$ (Read/ $\overline{\text { Write })}$

| 0 | Write to selected registers. |
| :--- | :--- |
| 1 | Read from selected registers. |

## READ/WRITE INDIVIDUAL OFFSET REGISTER

| D7(MSB) | D6 | D5 | D3 | D2 |  | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | CS1 | CS0 | R/W | 0 | 0 | 1 |

Function: These commands are used to access each offset register separately. CS1-CS0 decode the registers accessed.
$R \bar{W}$ (Read/Write)

| 0 | Write to selected register. |
| :---: | :--- |
| 1 | Read from selected register. |
| CS[1:0] | (Channel Select Bits) |
| 00 | Offset Register 1 |
| 01 | Offset Register 2 |
| 10 | Offset Register 3 (CS5534 only) |
| 11 | Offset Register 4 (CS5534 only) |

## READ/WRITE INDIVIDUAL GAIN REGISTER

| D7(MSB) | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | CS1 | CS0 | R/W | 0 | 1 | 0 |

Function: These commands are used to access each gain register separately. CS1-CSO decode the registers accessed.
$R \bar{W}$ (Read/Write)
$0 \quad$ Write to selected register.
1 Read from selected register.
CS[1:0] (Channel Select Bits)
$00 \quad$ Gain Register 1
01 Gain Register 2
10 Gain Register 3 (CS5534 only)
11 Gain Register 4 (CS5534 only)
READ/WRITE INDIVIDUAL CHANNEL-SETUP REGISTER

| D7(MSB) | D6 | D5 | D4 | D3 | D2 |  | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | CS1 | CS0 | R/W | 1 | 0 | 1 |

Function: These commands are used to access each channel-setup register separately. CS1-CS0 decode the registers accessed.
$R \bar{W}$ (Read/ $\overline{\text { Write })}$
$0 \quad$ Write to selected register.
1 Read from selected register.
CS[1:0] (Channel Select Bits)
$00 \quad$ Channel-Setup Register 1
01 Channel-Setup Register 2
10 Channel-Setup Register 3
11 Channel-Setup Register 4

## READ/WRITE CONFIGURATION REGISTER

| D7(MSB) | D6 | D5 | D4 | D3 | D2 |  | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | R/W | 0 | 1 | 1 |

Function: $\quad$ These commands are used to read from or write to the configuration register.
$R \bar{W}$ (Read/ $\overline{\text { Write })}$
$0 \quad$ Write to selected register.
1 Read from selected register.

## PERFORM CONVERSION

| D7(MSB) | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | MC | CSRP2 | CSRP1 | CSRP0 | 0 | 0 | 0 |

Function: These commands instruct the ADC to perform either a single, fully-settled conversion or continuous conversions on the physical input channel pointed to by the pointer bits (CSRP2 CRSPO) in the channel-setup register.
MC (Multiple Conversions)
$0 \quad$ Perform a single conversion.
1 Perform continuous conversions.
CSRP [2:0] (Channel Setup Register Pointer Bits)
000 Setup 1

001 Setup 2
010 Setup 3
011 Setup 4
100 Setup 5
101 Setup 6
110 Setup 7
111 Setup 8

## PERFORM CALIBRATION

| D7(MSB) | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | CSRP2 | CSRP1 | CSRP0 | CC2 | CC1 | CC0 |

Function: These commands instruct the ADC to perform a calibration on the physical input channel selected by the setup register which is chosen by the command byte pointer bits (CSRP2CSRPO).
CSRP [2:0] (Channel Setup Register Pointer Bits)
000 Setup 1

001 Setup 2
010 Setup 3
011 Setup 4
100 Setup 5
101 Setup 6
110 Setup 7
111 Setup 8
CC [2:0] (Calibration Control Bits)
000 Reserved
001 Self-Offset Calibration
010 Self-Gain Calibration
011 Reserved
100 Reserved
101 System-Offset Calibration
110 System-Gain Calibration
111 Reserved

## SYNC1

| D7(MSB) | D6 | D5 | D4 | D3 | D2 |  | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | D0 |

Function: Part of the serial port re-initialization sequence.

## SYNCO

| D7(MSB) | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |

Function: End of the serial port re-initialization sequence.

## NULL

| D7(MSB) | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Function: This command is used to clear a port flag and keep the converter in the continuous conversion mode.

### 2.2.4. Serial Port Interface

The CS5532/34's serial interface consists of four control lines: $\overline{\mathrm{CS}}$, SDI, SDO, SCLK. Figure 7 details the command and data word timing.
$\overline{\mathrm{CS}}$, Chip Select, is the control line which enables access to the serial port. If the $\overline{\mathrm{CS}}$ pin is tied low, the port can function as a three wire interface.

SDI, Serial Data In, is the data signal used to transfer data to the converters.

SDO, Serial Data Out, is the data signal used to transfer output data from the converters. The SDO output will be held at high impedance any time $\overline{\mathrm{CS}}$ is at logic 1 .

SCLK, Serial Clock, is the serial bit-clock which controls the shifting of data to or from the ADC's serial port. The $\overline{\mathrm{CS}}$ pin must be held low (logic 0) before SCLK transitions can be recognized by the port logic. To accommodate optoisolators SCLK is designed with a Schmitt-trigger input to allow an optoisolator with slower rise and fall times to directly drive the pin. Additionally, SDO is capable of sinking or sourcing up to 5 mA to directly drive an optoisolator LED. SDO will have less than a 400 mV loss in the drive voltage when sinking or sourcing 5 mA .

*td is the time it takes the ADC to perform a conversion. See the Single Conversion and Continuous Conversion sections of the data sheet for more details about conversion timing.

Figure 7. Command and Data Word Timing

### 2.2.5. Reading/Writing On-Chip Registers

The CS5532/34's offset, gain, configuration, and channel-setup registers are readable and writable while the conversion data register is read only.
As shown in Figure 7, to write to a particular register the user must transmit the appropriate write command and then follow that command by 32 bits of data. For example, to write $0 \times 80000000$ (hexadecimal) to physical channel one's gain register, the user would first transmit the command byte $0 x 02$ (hexadecimal) followed by the data 0x80000000 (hexadecimal). Similarly, to read a particular register the user must transmit the appropriate read command and then acquire the 32 bits of data. Once a register is written to or read from, the serial port returns to the command mode.

In addition to accessing the internal registers one at a time, the gain and offset registers as well as the channel setup registers can be accessed as arrays (i.e. the entire register set can be accessed with one command). In the CS5532, there are two gain and offset registers, and in the CS5534, there are four gain and offset registers. There are four channel setup registers in both devices. As an example, to write $0 \times 80000000$ (hexadecimal) to all four gain registers in the CS5534, the user would transmit the command $0 \times 42$ (hexadecimal) followed by four iterations of $0 x 80000000$ (hexadecimal), (i.e. $0 \times 42$ followed by 0x80000000, 0x80000000, $0 x 80000000,0 \times 80000000$ ). The registers are written to or read from in sequential order (i.e, 1 , followed by 2,3 , and 4 ). Once the registers are written to or read from, the serial port returns to the command mode.

### 2.3. Configuration Register

To ease the architectural design and simplify the serial interface, the configuration register is thirtytwo bits long, however, only eleven of the thirtytwo bits are used. The following sections detail the bits in the configuration register.

### 2.3.1. Power Consumption

The CS5532/34 accommodate three power consumption modes: normal, standby, and sleep. The default mode, "normal mode", is entered after power is applied. In this mode, the CS5532/34-BS devices typically consume 70 mW . The other two modes are referred to as the power save modes. They power down most of the analog portion of the chip and stop filter convolutions. The power save modes are entered whenever the power down (PDW) bit of the configuration register is set to logic 1. The particular power save mode entered depends on state of the PSS (Power Save Select) bit. If PSS is logic 0 , the converter enters the standby mode reducing the power consumption to 4 mW . The standby mode leaves the oscillator and the onchip bias generator for the analog portion of the chip active. This allows the converter to quickly return to the normal mode once PDW is set back to a logic 1. If PSS and PDW are both set to logic 1, the sleep mode is entered reducing the consumed power to around $500 \mu \mathrm{~W}$. Since this sleep mode disables the oscillator, approximately a 20 ms oscillator start-up delay period is required before returning to the normal mode. If an external clock is used, there will be no delay. Further note that when the chips are used in the Gain = 1 mode, the PGIA is powered down. With the PGIA powered down, the power consumed in the normal power mode is reduced by approximately $1 / 2$. Power consumption in the sleep and standby modes is not affected by the amplifier setting.

### 2.3.2. System Reset Sequence

The reset system (RS) bit permits the user to perform a system reset. A system reset can be initiated at any time by writing a logic 1 to the RS bit in the configuration register. After the RS bit has been set, the internal logic of the chip will be initialized to a reset state. The reset valid (RV) bit is set indicating that the internal logic was properly reset. The RV bit is cleared after the configuration regis-
ter is read. The on-chip registers are initialized to the following default states:

| Configuration Register: | $00000000(\mathrm{H})$ |
| :--- | :--- |
| Offset Registers: | $00000000(\mathrm{H})$ |
| Gain Registers: | $01000000(\mathrm{H})$ |
| Channel Setup Registers: | $00000000(\mathrm{H})$ |

After reset, the RS bit should be written back to $\operatorname{logic} 0$ to complete the reset cycle. The ADC will return to the command mode where it waits for a valid command. Also, the RS bit is the only bit in the configuration register that can be set when initiating a reset (i.e. a second write command is needed to set other bits in the Configuration Register after the RS bit has been cleared).

### 2.3.3. Input Short

The input short bit allows the user to internally ground all the inputs of the multiplexer. This is a useful function because it allows the user to easily test the grounded input performance of the ADC and eliminate the noise effects due to the external system components.

### 2.3.4. Guard Signal

The guard signal bit modifies the function of A0. When set, this bit outputs the common mode voltage of the instrumentation amplifier on A0. This feature is useful when the user wants to connect an external shield to the common mode potential of the instrumentation amplifier to protect against leakage. Figure 8 illustrates a typical connection diagram for the guard signal.

### 2.3.5. Voltage Reference Select

The voltage reference select (VRS) bit selects the size of the sampling capacitor used to sample the voltage reference. The bit should be set based upon the magnitude of the reference voltage to achieve optimal performance. Figures 9 and 10 model the effects on the reference's input impedance and input current for each VRS setting. As the models show, the reference includes a coarse/fine charge
buffer which reduces the dynamic current demand of the external reference.

The reference's input buffer is designed to accommodate rail-to-rail (common-mode plus signal) input voltages. The differential voltage between the VREF+ and VREF- can be any voltage from 1.0 V up to the analog supply (depending on how VRS is configured), however, the VREF+ cannot go above VA+ and the VREF- pin can not go below VA-. Note that the power supplies to the chip should be established before the reference voltage.

### 2.3.6. Output Latch Pins

The A1-A0 pins of the ADCs mimic the D21-D20/D5-D4 bits of the channel-setup registers if the output latch select (OLS) bit is logic 0 (default). If the OLS bit is logic $1, \mathrm{~A} 1-\mathrm{A} 0$ mimic the output latch bit settings in the configuration register. These two options give the user a choice of allowing the latch outputs to change anytime a different CSR is selected for a conversion, or to allow the latch bits to remain latched to a fixed state (determined by the configuration register bit) for all CSR selections. In either case, A1-A0 can be used to control external multiplexers and other logic functions outside the converter. The A1-A0 outputs can sink or source at least 1 mA , but it is recommended to limit drive currents to less than $20 \mu \mathrm{~A}$ to reduce self-heating of the chip. These outputs are powered


Figure 8. Guard Signal Shielding Scheme


Figure 9. Input Reference Model when VRS =1
from VA+ and VA-. Their output voltage will be limited to the VA+ voltage for a logic 1 and VAfor a logic 0 .

### 2.3.7. Offset and Gain Select

The Offset and Gain Select bit (OGS) is used to select the source of the calibration registers to use when performing conversions and calibrations. When the OGS bit is set to ' 0 ', the offset and gain registers corresponding to the desired physical channel (CS1-CS0 in the selected Setup) will be accessed. When the OGS bit is set to ' 1 ', the offset and gain registers pointed to by the OG1-OG0 bits in the selected Setup will be accessed. This feature allows multiple calibration values (e.g. for different gain settings) to be used on a single physical channel without having to re-calibrate or manipulate the calibration registers.


Figure 10. Input Reference Model when VRS $=0$

### 2.3.8. Filter Rate Select

The Filter Rate Select bit (FRS) modifies the output word rates of the converter to allow either 50 Hz or 60 Hz rejection when operating from a 4.9152 MHz crystal. If FRS is cleared to logic 0, the word rates and corresponding filter characteristics can be selected (using the Channel Setup Registers) from 7.5, 15, 30, 60, 120, 240, 480, 960, 1920 , or 3840 Sps when using a 4.9152 MHz clock. If FRS is set to logic 1 , the word rates and corresponding filter characteristics scale by a factor of $5 / 6$, making the selectable word rates $6.25,12.5$, 25, 50, 100, 200, 400, 800, 1600, and 3200 Sps when using a 4.9152 MHz clock. When using other clock frequencies, these selectable word rates will scale linearly with the clock frequency that is used.

