## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## CS5560

## $\pm 2.5$ V / 5 V, 50 kSps, 24-bit, High-throughput $4 \Sigma$ ADC

## Features

- Differential Analog Input
- On-chip Buffers for High Input Impedance
] Conversion Time $=20 \mu \mathrm{~S}$
- Settles in One Conversion
- Linearity Error $=0.0005 \%$
- Signal-to-Noise $=110 \mathrm{~dB}$
- 24 Bits, No Missing Codes
- Simple three/four-wire serial interface
- Power Supply Configurations:
- Analog: $+5 \mathrm{~V} / \mathrm{GND} ; \mathrm{IO}:+1.8 \mathrm{~V}$ to +3.3 V
- Analog: $\pm 2.5 \mathrm{~V}$; IO: +1.8 V to +3.3 V
- Power Consumption:
- ADC Input Buffers On: 90 mW
- ADC Input Buffers Off: 60 mW


## General Description

The CS5560 is a single-channel, 24-bit analog-to-digital converter capable of 50 kSps conversion rate. The input accepts a fully differential analog input signal. On-chip buffers provide high input impedance for both the AIN inputs and the VREF+ input. This significantly reduces the drive requirements of signal sources and reduces errors due to source impedances. The CS5560 is a delta-sigma converter capable of switching multiple input channels at a high rate with no loss in throughput. The ADC uses a low-latency digital filter architecture. The filter is designed for fast settling and settles to full accuracy in one conversion. The converter's 24 -bit data output is in serial form, with the serial port acting as either a master or a slave. The converter is designed to support bipolar, ground-referenced signals when operated from $\pm 2.5 \mathrm{~V}$ analog supplies.
The converter can operate from an analog supply of $0-5 \mathrm{~V}$ or from $\pm 2.5 \mathrm{~V}$. The digital interface supports standard logic operating from $1.8,2.5$, or 3.3 V .

## ORDERING INFORMATION:

See Ordering Information on page 32.

Preliminary Product Information

This document contains information for a new product. Cirrus Logic reserves the right to modify this product without notice.

## TABLE OF CONTENTS

1. CHARACTERISTICS AND SPECIFICATIONS ..... 4
ANALOG CHARACTERISTICS ..... 4
SWITCHING CHARACTERISTICS ..... 6
DIGITAL CHARACTERISTICS ..... 10
DIGITAL FILTER CHARACTERISTICS ..... 10
GUARANTEED LOGIC LEVELS ..... 11
RECOMMENDED OPERATING CONDITIONS ..... 12
ABSOLUTE MAXIMUM RATINGS ..... 12
2. OVERVIEW ..... 13
3. THEORY OF OPERATION ..... 13
3.1 Converter Operation ..... 13
3.2 Clock ..... 15
3.3 Voltage Reference ..... 15
3.4 Analog Input ..... 16
3.5 Output Coding Format ..... 16
3.6 Typical Connection Diagrams ..... 17
3.7 AIN \& VREF Sampling Structures ..... 19
3.8 Converter Performance ..... 19
3.9 Digital Filter Characteristics ..... 23
3.10 Serial Port ..... 24
3.10.1 SSC Mode ..... 24
3.10.2 SEC Mode ..... 24
3.11 Power Supplies \& Grounding ..... 25
3.12 Using the CS5560 in Multiplexing Applications ..... 26
3.13 Synchronizing Multiple Converters ..... 27
4. PIN DESCRIPTIONS ..... 28
5. PACKAGE DIMENSIONS ..... 31
6. ORDERING INFORMATION ..... 32
7. ENVIRONMENTAL, MANUFACTURING, \& HANDLING INFORMATION ..... 32
8. REVISION HISTORY ..... 32
Figure 1. SSC Mode - Read Timing, CS remaining low ..... 7
Figure 2. SSC Mode - Read Timing, CS falling after RDY falls ..... 8
Figure 3. SEC Mode - Continuous SCLK Read Timing ..... 9
Figure 4. SEC Mode - Discontinuous SCLK Read Timing ..... 10
Figure 5. Voltage Reference Circuit ..... 15
Figure 6. CS5560 Configured Using $\pm 2.5 \mathrm{~V}$ Analog Supplies ..... 17
Figure 7. CS5560 Configured Using a Single 5V Analog Supply ..... 18
Figure 8. CS5560 DNL Plot ..... 19
Figure 9. Spectral Performance, 0 dB ..... 20
Figure 10. Spectral Performance, -6 dB ..... 20
Figure 11. Spectral Performance, -12 dB ..... 20
Figure 12. Spectral Performance, -20 dB ..... 20
Figure 13. Spectral Performance, -40 dB ..... 20
Figure 14. Spectral Performance, -100 dB ..... 20
Figure 15. Spectral Performance, -120 dB ..... 21
Figure 16. Spectral Performance, -130 dB ..... 21
Figure 17. Spectral Plot of Noise with Shorted Input ..... 22
Figure 18. Noise Histogram (32k Samples) ..... 22
Figure 19. CS5560 Digital Filter Response (DC to fs/2) ..... 23
Figure 20. CS5560 Digital Filter Response (DC to 5 kHz ) ..... 23
Figure 21. CS5560 Digital Filter Response (DC to 4fs) ..... 23
Figure 22. Simple Multiplexing Scheme ..... 26
Figure 23. More Complex Multiplexing Scheme ..... 27
Table 1. Output Coding, Two's Complement ..... 16
Table 2. Output Coding, Offset Binary ..... 16

## 1. CHARACTERISTICS AND SPECIFICATIONS

- Min / Max characteristics and specifications are guaranteed over the specified operating conditions.
- Typical characteristics and specifications are measured at nominal supply voltages and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
- $\mathrm{VLR}=0 \mathrm{~V}$. All voltages with respect to 0 V .

ANALOG CHARACTERISTICS $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C} ; \mathrm{V} 1+=\mathrm{V} 2+=+2.5 \mathrm{~V}, \pm 5 \% ; \mathrm{V} 1-=\mathrm{V} 2-=-2.5 \mathrm{~V}$, $\pm 5 \%$; VL -VLR $=3.3 \mathrm{~V}, \pm 5 \%$; VREF $=(\mathrm{VREF}+)-(\mathrm{VREF}-)=4.096 \mathrm{~V} ; \mathrm{MCLK}=16 \mathrm{MHz} ;$ SMODE $=\mathrm{VL}$.
BUFEN = V1+ unless otherwise stated. Connected per Figure 6. Bipolar mode unless otherwise stated.

| Parameter |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Accuracy |  |  |  |  |  |
| Linearity Error |  | - | 0.0005 | - | $\pm \%$ FS |
| Differential Linearity Error | (Note 1, 2) | - | $\pm 0.1$ | - | $\mathrm{LSB}_{24}$ |
| Positive Full-scale Error |  | - | 1.0 | - | \%FS |
| Negative Full-scale Error |  | - | 1.0 | - | \%FS |
| Full-scale Drift | (Note 2) | - | 1 | - | ppm / ${ }^{\circ} \mathrm{C}$ |
| Unipolar Offset | (Note 2) | - | +2000 | - | $\mathrm{LSB}_{24}$ |
| Unipolar Offset Drift | (Note 2) | - | 2 | - | LSB $/{ }^{\circ} \mathrm{C}$ |
| Bipolar Offset | (Note 2) | - | $\pm 1000$ | - | $\mathrm{LSB}_{24}$ |
| Bipolar Offset Drift | (Note 2) | - | 1 | - | LSB $/{ }^{\circ} \mathrm{C}$ |
| Noise |  | - | 9.5 | - | $\mu \mathrm{Vrms}$ |

Dynamic Performance

| Peak Harmonic or Spurious Noise | $997 \mathrm{~Hz},-0.5 \mathrm{~dB}$ Input | - | -111 | - | dB |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Total Harmonic Distortion | $997 \mathrm{~Hz},-0.5 \mathrm{~dB}$ Input | - | -108 | -95 | dB |
| Signal-to-Noise |  | 108 | 110 | - | dB |
| $\mathrm{S} /(\mathrm{N}+\mathrm{D})$ Ratio | -0.5 dB Input, 997 Hz | 95 | 109 | - | dB |
|  | -60 dB Input, 997 Hz | - | 50 | - | dB |
| -3 dB Input Bandwidth |  |  | - | 42 | - |

1. No missing codes is guaranteed at 24 bits resolution over the specified temperature range.
2. One LSB is equivalent to $(2 \times$ VREF $) \div 2^{24}$ or $(2 \times 4.096) \div 16,777,216=488 \mathrm{nV}$.
3. Scales with MCLK.

ANALOG CHARACTERISTICS (CONTINUED) $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$; $\mathrm{V} 1+=\mathrm{V} 2+=+2.5 \mathrm{~V}, \pm 5 \% ; \mathrm{V} 1-=$ V2- = -2.5 V, $\pm 5 \%$; VL -VLR $=3.3 \mathrm{~V}, \pm 5 \%$; VREF $=(\mathrm{VREF}+)-(\mathrm{VREF}-)=4.096 \mathrm{~V} ; \mathrm{MCLK}=16 \mathrm{MHz}$; SMODE $=\mathrm{VL} . ;$ BUFEN $=\mathrm{V} 1+$ unless otherwise stated. Connected per Figure 6.

| Parameter |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Input |  |  |  |  |  |
| Analog Input Range | Unipolar Bipolar | 0 to +VREF <br> $\pm$ VREF |  |  | V |
| Input Capacitance |  | - | 10 | - | pF |
| CVF Current (Note 4) | AIN Buffer On (BUFEN = V+) <br> AIN Buffer Off (BUFEN = V-) |  | $\begin{aligned} & 600 \\ & 130 \end{aligned}$ |  | $\begin{aligned} & \mathrm{nA} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Common Mode Rejection Ratio (CMRR) |  | 116 | 130 | - | dB |

Voltage Reference Input

| Voltage Reference Input Range (VREF+) - (VREF-) | (Note 5) | 2.4 | 4.096 | 4.2 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Capacitance |  | - | 10 | - | pF |
| CVF Current | VREF+ Buffer On (BUFEN = $\mathrm{V}+$ ) <br> VREF+ Buffer Off (BUFEN = V-) VREF- | - | $3$ | - | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |

## Power Supplies

| DC Power Supply Currents |  | $\mathrm{I}_{\mathrm{V} 1}$ | - | - | 19 | mA |
| :--- | ---: | ---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{I}_{\mathrm{V} 2}$ | - | - | 1.8 | mA |
|  |  | $\mathrm{I}_{\mathrm{VL}}$ | - | - | 0.6 | mA |
| Power Consumption | Normal Operation Buffers On | - | 90 | 106 | mW |  |
|  | Buffers Off | - | 60 | 90 | mW |  |
| Power Supply Rejection | (Note 6) | V1+, V2+ Supplies | 60 | 70 | - | dB |
|  |  | V1-, V2- Supplies | 60 | 70 | - | dB |

4. Measured using an input signal of $1 \mathrm{~V} D C$.
5. For optimum performance, VREF+ should always be less than $(\mathrm{V}+)-0.2$ volts to prevent saturation of the VREF+ input buffer.
6. Tested with $100 \mathrm{mVP}-\mathrm{P}$ on any supply up to 2 kHz . V1+ and V2+ supplies at the same voltage potential, V1-and V2-supplies at the same voltage potential.

## SWITCHING CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C} ; \mathrm{V} 1+=\mathrm{V} 2+=+2.5 \mathrm{~V}, \pm 5 \% ; \mathrm{V} 1-=\mathrm{V} 2-=-2.5 \mathrm{~V}, \pm 5 \%$;
$\mathrm{VL}-\mathrm{VLR}=3.3 \mathrm{~V}, \pm 5 \%, 2.5 \mathrm{~V}, \pm 5 \%$, or $1.8 \mathrm{~V}, \pm 5 \%$
Input levels: Logic $0=0 \mathrm{~V}=$ Low; Logic $1=\mathrm{VD}+=$ High; $\mathrm{CL}=15 \mathrm{pF}$.

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Master Clock Frequency $\begin{array}{r}\text { Internal Oscillator } \\ \text { External Clock }\end{array}$ | $\begin{gathered} \mathrm{XIN} \\ \mathrm{f}_{\mathrm{clk}} \end{gathered}$ | $\begin{aligned} & 12 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 14 \\ & 16 \end{aligned}$ | $\begin{gathered} 16 \\ 16.2 \end{gathered}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Master Clock Duty Cycle |  | 40 | - | 60 | \% |
| Reset |  |  |  |  |  |
| RST Low Time | $\mathrm{t}_{\text {res }}$ | 1 | - | - | $\mu \mathrm{s}$ |
| $\overline{\overline{\mathrm{RST}} \text { rising to } \overline{\mathrm{RDY}} \text { falling }} \begin{array}{r}\text { Internal Oscillator } \\ \text { External Clock }\end{array}$ | ${ }^{\text {wup }}$ |  | $\begin{gathered} \hline 120 \\ 1536 \end{gathered}$ |  | $\mu \mathrm{s}$ MCLKs |
| Conversion |  |  |  |  |  |
| CONV Pulse Width | $\mathrm{t}_{\text {cpw }}$ | 4 | - | - | MCLKs |
| BP/ $\overline{\text { UP }}$ setup to $\overline{\text { CONV }}$ falling (Note 7) | $\mathrm{t}_{\text {scn }}$ | 0 | - | - | ns |
| $\overline{\text { CONV }}$ low to start of conversion | $\mathrm{t}_{\text {scn }}$ | - | - | 2 | MCLKs |
| Perform Single Conversion ( $\overline{C O N V}$ high before $\overline{\mathrm{RDY}}$ falling) | $\mathrm{t}_{\text {bus }}$ | 20 | - | - | MCLKs |
| Conversion Time Start of Conversion to $\frac{\text { (Note 8) }}{\text { RDY falling }}$ | $t_{\text {buh }}$ | - | - | 324 | MCLKs |
| Sleep Mode <br> SLEEP $\square$ low to low-power state SLEEP high to device active (Note 9) | $\begin{aligned} & \mathrm{t}_{\text {con }} \\ & \mathrm{t}_{\text {con }} \\ & \hline \end{aligned}$ | - | $\begin{gathered} 50 \\ 3083 \\ \hline \end{gathered}$ | - | $\underset{\text { MCLKs }}{\mu}$ |

7. $\mathrm{BP} / \overline{\mathrm{UP}}$ can be changed coincident $\overline{\mathrm{CONV}}$ falling. BP/ $\overline{\mathrm{UP}}$ must remain stable until $\overline{\mathrm{RDY}}$ falls.
8. If CONV is held low continuously, conversions occur every 320 MCLK cycles. If RDY is tied to CONV, conversions will occur every 322 MCLKs. If CONV is operated asynchronously to MCLK, a conversion may take up to 324 MCLKs. RDY falls at the end of conversion.
9. $\overline{\mathrm{RDY}}$ will fall when the device is fully operational when coming out of sleep mode.

## SWITCHING CHARACTERISTICS (CONTINUED)

$\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$; $\mathrm{V} 1+=\mathrm{V} 2+=+2.5 \mathrm{~V}, \pm 5 \% ; \mathrm{V} 1-=\mathrm{V} 2-=-2.5 \mathrm{~V}, \pm 5 \%$;
$\mathrm{VL}-\mathrm{VLR}=3.3 \mathrm{~V}, \pm 5 \%, 2.5 \mathrm{~V}, \pm 5 \%$, or $1.8 \mathrm{~V}, \pm 5 \%$
Input levels: Logic $0=0 \mathrm{~V}=$ Low; Logic $1=\mathrm{VD}+=$ High; $\mathrm{CL}=15 \mathrm{pF}$.

10. SDO and SCLK will be high impedance when $\overline{\mathrm{CS}}$ is high. In some systems SCLK and SDO may require pull-down resistors.
11. $\operatorname{SCLK}=\mathrm{MCLK} / 2$.


Figure 1. SSC Mode - Read Timing, $\overline{\text { CS }}$ remaining low (Not to Scale)

## SWITCHING CHARACTERISTICS (CONTINUED)

$\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$; $\mathrm{V} 1+=\mathrm{V} 2+=+2.5 \mathrm{~V}, \pm 5 \% ; \mathrm{V} 1-=\mathrm{V} 2-=-2.5 \mathrm{~V}, \pm 5 \%$;
$\mathrm{VL}-\mathrm{VLR}=3.3 \mathrm{~V}, \pm 5 \%$, $2.5 \mathrm{~V}, \pm 5 \%$, or $1.8 \mathrm{~V}, \pm 5 \%$
Input levels: Logic $0=0 \mathrm{~V}=$ Low; Logic $1=\mathrm{VD}+=$ High; $\mathrm{CL}=15 \mathrm{pF}$.

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Serial Port Timing in SSC Mode (SMODE = VL) |  |  |  |  |  |
| Data hold time after SCLK rising | $\mathrm{t}_{7}$ | - | 10 | - | ns |
| Serial Clock (Out) Pulse Width (low) <br> (Note 12, 13) Pulse Width (high) | $\begin{aligned} & \mathrm{t}_{8} \\ & \mathrm{t}_{9} \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\overline{\mathrm{RDY}}$ rising after last SCLK rising | $\mathrm{t}_{10}$ | - | 8 | - | MCLKs |
| $\overline{\mathrm{CS}}$ falling to MSB stable | $\mathrm{t}_{11}$ | - | 10 | - | ns |
| First SCLK rising after $\overline{\mathrm{CS}}$ falling | $\mathrm{t}_{12}$ | - | 8 | - | MCLKs |
| $\overline{\text { CS }}$ hold time (low) after SCLK rising | $\mathrm{t}_{13}$ | 10 | - | - | ns |
| SCLK, SDO tristate after $\overline{\mathrm{CS}}$ rising | $\mathrm{t}_{14}$ | - | 5 | - | ns |

12. SDO and SCLK will be high impedance when $\overline{C S}$ is high. In some systems it may require a pull-down resistor.
13. $\mathrm{SCLK}=\mathrm{MCLK} / 2$.


Figure 2. SSC Mode - Read Timing, $\overline{C S}$ falling after $\overline{\text { RDY }}$ falls (Not to Scale)

## SWITCHING CHARACTERISTICS (CONTINUED)

$\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C} ; \mathrm{V} 1+=\mathrm{V} 2+=+2.5 \mathrm{~V}, \pm 5 \% ; \mathrm{V} 1-=\mathrm{V} 2-=-2.5 \mathrm{~V}, \pm 5 \%$;
$\mathrm{VL}-\mathrm{VLR}=3.3 \mathrm{~V}, \pm 5 \%, 2.5 \mathrm{~V}, \pm 5 \%$, or $1.8 \mathrm{~V}, \pm 5 \%$
Input levels: Logic $0=0 \mathrm{~V}=$ Low; Logic $1=\mathrm{VD}+=$ High; $\mathrm{CL}=15 \mathrm{pF}$.

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Serial Port Timing in SEC Mode (SMODE = VLR) |  |  |  |  |  |
| SCLK(in) Pulse Width (High) | - | 30 | - | - | ns |
| SCLK(in) Pulse Width (Low) | - | 30 | - | - | ns |
| $\overline{\mathrm{CS}}$ hold time (high) after $\overline{\mathrm{RDY}}$ falling | $t_{15}$ | 10 | - | - | ns |
| $\overline{\overline{\mathrm{CS}}}$ hold time (high) after SCLK rising | $t_{16}$ | 10 | - | - | ns |
| $\overline{\mathrm{CS}}$ low to SDO out of Hi-Z $\quad$ (Note 14) | $\mathrm{t}_{17}$ | - | 10 | - | ns |
| Data hold time after SCLK rising | $t_{18}$ | - | 10 | - | ns |
| Data setup time before SCLK rising | $\mathrm{t}_{19}$ | 10 | - | - | ns |
| $\overline{\mathrm{CS}}$ hold time (low) after SCLK rising | $t_{20}$ | 10 | - | $\frac{1}{\text { SCLK }}-10$ | ns |
| $\overline{\mathrm{RDY}}$ rising after SCLK falling | $\mathrm{t}_{21}$ | - | 10 | - | ns |

14. SDO will be high impedance when $\overline{\mathrm{CS}}$ is high. In some systems it may require a pull-down resistor.


Figure 3. SEC Mode - Continuous SCLK Read Timing (Not to Scale)


Figure 4. SEC Mode - Discontinuous SCLK Read Timing (Not to Scale)

## DIGITAL CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=\mathrm{TMIN}$ to $\mathrm{TMAX} ; \mathrm{VL}=3.3 \mathrm{~V}, \pm 5 \%$ or $\mathrm{VL}=2.5 \mathrm{~V}, \pm 5 \%$ or $1.8 \mathrm{~V}, \pm 5 \% ; \mathrm{VLR}=0 \mathrm{~V}$

| Parameter | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input Leakage Current | $\mathrm{I}_{\text {in }}$ | - | - | 2 | $\mu \mathrm{~A}$ |
| Digital Input Pin Capacitance | $\mathrm{C}_{\text {in }}$ | - | 3 | - | pF |
| Digital Output Pin Capacitance | $\mathrm{C}_{\text {out }}$ | - | 3 | - | pF |

## DIGITAL FILTER CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=\mathrm{TMIN}$ to $\mathrm{TMAX} ; \mathrm{VL}=3.3 \mathrm{~V}, \pm 5 \%$ or $\mathrm{VL}=2.5 \mathrm{~V}, \pm 5 \%$ or $1.8 \mathrm{~V}, \pm 5 \% ; \mathrm{VLR}=0 \mathrm{~V}$

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Group Delay | - | - | 160 | - | MCLKs |

## GUARANTEED LOGIC LEVELS

$\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C} ; \mathrm{V} 1+=\mathrm{V} 2+=+2.5 \mathrm{~V}, \pm 5 \% ; \mathrm{V} 1-=\mathrm{V} 2-=-2.5 \mathrm{~V}, \pm 5 \%$;
$\mathrm{VL}-\mathrm{VLR}=3.3 \mathrm{~V}, \pm 5 \%, 2.5 \mathrm{~V}, \pm 5 \%$, or $1.8 \mathrm{~V}, \pm 5 \%$
Input levels: Logic $0=0 \mathrm{~V}=$ Low; Logic $1=\mathrm{VD}+=$ High; $\mathrm{CL}=15 \mathrm{pF}$.

| Parameter | Sym | VL | Guaranteed Limits |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Unit | Conditions |
| Logic Inputs |  |  |  |  |  |  |  |
| Minimum High-level Input Voltage: | $\mathrm{V}_{\mathrm{IH}}$ | 3.3 | 1.9 |  |  | V |  |
|  |  | 2.5 | 1.6 |  |  |  |  |
|  |  | 1.8 | 1.2 |  |  |  |  |
| Maximum Low-level Input Voltage: | $\mathrm{V}_{\text {IL }}$ | 3.3 |  |  | 1.1 | V |  |
|  |  | 2.5 |  |  | 0.95 |  |  |
|  |  | 1.8 |  |  | 0.6 |  |  |

Logic Outputs

| Minimum High-level Output Voltage: | $\mathrm{V}_{\mathrm{OH}}$ | 3.3 | 2.9 |  | V | $\mathrm{l}_{\mathrm{OH}}=-2 \mathrm{~mA}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 2.5 | 2.1 |  |  |  |
|  |  | 1.8 | 1.65 |  |  |  |
| Maximum Low-level Output Voltage: | $\mathrm{V}_{\mathrm{OL}}$ | 3.3 |  | 0.36 | V | $\mathrm{IOH}_{\mathrm{O}}=-2 \mathrm{~mA}$ |
|  |  | 2.5 |  | 0.36 |  |  |
|  |  | 1.8 |  | 0.44 |  |  |

## RECOMMENDED OPERATING CONDITIONS

(VLR $=0 \mathrm{~V}$, see Note 15)

15. The logic supply can be any value $\mathrm{VL}-\mathrm{VLR}=+1.71$ to +3.465 volts as long as $\mathrm{VLR} \geq \mathrm{V} 2$ - and $\mathrm{VL} \leq 3.465 \mathrm{~V}$.
16. The differential voltage reference magnitude is constrained by the $\mathrm{V} 1+$ or V 1 - supply magnitude.

## ABSOLUTE MAXIMUM RATINGS

$(\mathrm{VLR}=0 \mathrm{~V})$

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DC Power Supplies: |  |  |  |  |  |
| [V1+]-[V1-] (Note 17) | - | 0 | - | 5.5 | V |
| VL + [\|V1-|] (Note 18) | - | 0 | - | 6.1 | V |
| Input Current, Any Pin Except Supplies (Note 19) | $\mathrm{I}_{\mathrm{IN}}$ | - | - | $\pm 10$ | mA |
| Analog Input Voltage (AIN and VREF pins) | $\mathrm{V}_{\text {INA }}$ | (V1-) - 0.3 | - | (V1+) + 0.3 | V |
| Digital Input Voltage | $\mathrm{V}_{\text {IND }}$ | VLR - 0.3 | - | $\mathrm{VL}+0.3$ | V |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -65 | - | 150 | ${ }^{\circ} \mathrm{C}$ |

Notes: 17. $\mathrm{V} 1+=\mathrm{V} 2+; \mathrm{V} 1-=\mathrm{V} 2-$
18. $\mathrm{V} 1-=\mathrm{V} 2-$
19. Transient currents of up to 100 mA will not cause SCR latch-up.

## WARNING:

Recommended Operating Conditions indicate limits to which the device is functionally operational. Absolute Maximum Ratings indicate limits beyond which permanent damage to the device may occur. The Absolute Maximum Ratings are stress ratings only and the device should not be operated at these limits. Operation at conditions beyond the Recommended Operating Conditions may affect device reliability, and functional operation beyond Recommended Operating Conditions is not implied. Performance specifications are intended for the conditions specified for each table in the Characteristics and Specifications section.

## 2. OVERVIEW

The CS5560 is a 24-bit analog-to-digital converter capable of 50 kSps conversion rate. The device is capable of switching multiple input channels at a high rate with no loss in throughput. The ADC uses a low-latency digital filter architecture. The filter is designed for fast settling and settles to full accuracy in one conversion.

The converter is a serial output device. The serial port can be configured to function as either a master or a slave.

The converter can operate from an analog supply of 5 V or from $\pm 2.5 \mathrm{~V}$. The digital interface supports standard logic operating from $1.8,2.5$, or 3.3 V .

The CS5560 converts at 50 kSps when operating from a 16 MHz input clock.

## 3. THEORY OF OPERATION

The converter should be reset after the power supplies and voltage reference are stable.
The CS5560 converter provides high-performance measurement of DC or AC signals. The converter can be used to perform single conversions or continuous conversions upon command. Each conversion is independent of previous conversions and can settle to full specified accuracy, even with a full-scale input voltage step. This is due to the converter architecture which uses a combination of a high-speed delta-sigma modulator and a low-latency filter architecture.

Once power is established to the converter, a reset must be performed. A reset initializes the internal converter logic.

If $\overline{\mathrm{CONV}}$ is held low, the converter will convert continuously with $\overline{\mathrm{RDY}}$ falling every 320 MCLKs. This is equivalent to 50 kSps if $\mathrm{MCLK}=16.0 \mathrm{MHz}$. If $\overline{\mathrm{CONV}}$ is tied to $\overline{\mathrm{RDY}}$, a conversion will occur every 322 MCLKs. If $\overline{\mathrm{CONV}}$ is operated asynchronously to MCLK, it may take up to 324 MCLKs from $\overline{\mathrm{CONV}}$ falling to RDY falling.

Multiple converters can operate synchronously if they are driven by the same MCLK source and CONV to each converter falls on the same MCLK falling edge. Alternately, CONV can be held low and all devices can be synchronized if they are reset with $\overline{\mathrm{RST}}$ rising on the same falling edge of MCLK.

The output coding of the conversion word is a function of the BP/ $\overline{\mathrm{UP}}$ pin.
The active-low $\overline{S L E E P}$ signal causes the device to enter a low-power state. When exiting sleep, the converter will take 3083 MCLK cycles before conversions can be performed. $\overline{\text { RST }}$ should remain inactive (high) when SLEEP is asserted (low).

### 3.1 Converter Operation

The CS5560 converts at 50 kSps when synchronously operated ( $\overline{\mathrm{CONV}}=\mathrm{VLR}$ ) from a 16.0 MHz master clock. Conversion is initiated by taking CONV low. A conversion lasts 320 master clock cycles, but if CONV is asynchronous to MCLK there may be an uncertainty of 0-4 MCLK cycles after CONV falls to when a conversion actually begins. This may extend the throughput to 324 MCLKs

When the conversion is completed, the output word is placed into the serial port and $\overline{\mathrm{RDY}}$ goes low. To convert continuously, $\overline{\mathrm{CONV}}$ should be held low. In continuous conversion mode with $\overline{\mathrm{CONV}}$ held low, a conversion is performed in 320 MCLK cycles. Alternately $\overline{\mathrm{RDY}}$ can be tied to $\overline{\mathrm{CONV}}$ and a conversion will occur every 322 MCLK cycles.

To perform only one conversion, $\overline{\mathrm{CONV}}$ should return high at least 20 master clock cycles before $\overline{\mathrm{RDY}}$ falls.

Once a conversion is completed and $\overline{\operatorname{RDY}}$ falls, $\overline{\mathrm{RDY}}$ will return high when all the bits of the data word are emptied from the serial port or if the conversion data is not read and $\overline{\mathrm{CS}}$ is held low, $\overline{\mathrm{RDY}}$ will go high two MCLK cycles before the end of conversion. $\overline{\text { RDY }}$ will fall at the end of the next conversion when new data is put into the port register.

See Serial Port on page 24 for information about reading conversion data.
Conversion performance can be affected by several factors. These include the choice of clock source for the chip, the timing of $\overline{\mathrm{CONV}}$, and the choice of the serial port mode.

The converter can be operated from an internal oscillator. This clock source has greater jitter than an external crystal-based clock. Jitter may not be an issue when measuring DC signals, or very-low-frequency AC signals, but can become an issue for higher frequency AC signals. For maximum performance when digitizing AC signals, a low-jitter MCLK should be used.
To maximize performance, the $\overline{\mathrm{CONV}}$ pin should be held low in the continuous conversion state to perform multiple conversions, or CONV should occur synchronous to MCLK, falling when MCLK falls.

If the converter is operated at maximum throughput, the SSC serial port mode is less likely to cause interference to measurements as the SCLK output is synchronized to the MCLK. Alternately, any interference due to serial port clocking can also be minimized if data is read in the SEC serial port mode when a conversion is not in progress.

### 3.2 Clock

The CS5560 can be operated from its internal oscillator or from an external master clock. The state of MCLK determines which clock source will be used. If MCLK is tied low, the internal oscillator will start and be used as the clock source for the converter. If an external CMOS-compatible clock is input into MCLK the converter will power down the internal oscillator and use the external clock. If the MCLK pin is held high, the internal oscillator will be held in the stopped state. The MCLK input can be held high to delete clock cycles to aid in synchronizing multiple converters in different phase relationships.

The internal oscillator can be used if the signals to be measured are essentially DC. The internal oscillator exhibits jitter at about 500 picoseconds rms. If the CS5560 is used to digitize AC signals, an external low-jitter clock source should be used.

If the internal oscillator is used as the clock for the CS5560, the maximum conversion rate will be dictated by the oscillator frequency.

If driven from an external MCLK source, the fast rise and fall times of the MCLK signal can result in clock coupling from the internal bond wire of the IC to the analog input. Adding a 50 ohm resistor on the external MCLK source significantly reduces this effect.

### 3.3 Voltage Reference

The voltage reference for the CS5560 can range from 2.4 volts to 4.2 volts. A 4.096 volt reference is required to achieve the specified performance. Figure 6 and Figure 7 illustrate the connection of the voltage reference with either a single +5 V analog supply or with $\pm 2.5 \mathrm{~V}$.

For optimum performance, the voltage reference device should be one that provides a capacitor connection to provide a means of noise filtering, or the output should include some type of bandwidth-limiting filter. Some 4.096 volt reference devices need only 5 volts total supply for operation and can be connected as shown in Figure 6 or Figure 7. The reference should have a local bypass capacitor and an appropriate output capacitor.

Some older 4.096 voltage reference designs require more headroom and must operate from an input voltage of 5.5 to 6.5 volts. If this type of voltage reference is used ensure that when power is applied to the system, the voltage reference rise time is slower than the rise time of the $\mathrm{V} 1+$ and V 1 - power supply voltage to the converter. An example circuit to slow the output startup time of the reference is illustrated in Figure 5.


Figure 5. Voltage Reference Circuit

### 3.4 Analog Input

The analog input of the converter is fully differential with a peak-to-peak input of 4.096 volts on each input. Therefore, the differential, peak-to-peak input is 8.192 volts. This is illustrated in Figure 6 and Figure 7. These diagrams also illustrate a differential buffer amplifier configuration for driving the CS5560.

The capacitors at the outputs of the amplifiers provide a charge reservoir for the dynamic current from the A/D inputs while the resistors isolate the dynamic current from the amplifier. The amplifiers can be powered from higher supplies than those used by the A/D but precautions should be taken to ensure that the op amp output voltage remains within the power supply limits of the $A / D$, especially under start-up conditions.

### 3.5 Output Coding Format

The reference voltage directly defines the input voltage range in both the unipolar and bipolar configurations. In the unipolar configuration (BP/UP low), the first code transition occurs 0.5 LSB above zero, and the final code transition occurs 1.5 LSBs below VREF. In the bipolar configuration (BP/UP high), the first code transition occurs 0.5 LSB above -VREF and the last transition occurs 1.5 LSBs below +VREF. See Table 1 for the output coding of the converter.

Table 1. Output Coding, Two's Complement

| Bipolar Input Voltage | Two's <br> Complement |
| :---: | :---: |
| $>$ (VREF-1.5 LSB) | 7F FF FF |
| VREF-1.5 LSB | 7F FF FF |
| 7F FF FE |  |
| -0.5 LSB | 000000 |
| -VREF+0.5 LSB | FF FF FF |
| <(-VREF+0.5 LSB) | 800001 |
|  | 800000 |

NOTE: VREF = (VREF+) - (VREF-)
Table 2. Output Coding, Offset Binary

| Unipolar Input Voltage | Offset <br> Binary |
| :---: | :---: |
| $>$ (VREF-1.5 LSB) | FF FF FF |
| VREF-1.5 LSB | FF FF FF |
| (VREF/2)-0.5 LSB | FF FF FE |
| +0.5 LSB | 7 FFF FF |
| $<(+0.5 \mathrm{LSB})$ | 000001 |
|  | 000000 |

NOTE: VREF = (VREF+) - (VREF-)

### 3.6 Typical Connection Diagrams

The following figure depicts the CS5560 powered from bipolar analog supplies, +2.5 V and -2.5 V .


Figure 6. CS5560 Configured Using $\pm 2.5 \mathrm{~V}$ Analog Supplies

The following figure depicts the CS5560 device powered from a single 5 V analog supply.


Figure 7. CS5560 Configured Using a Single 5V Analog Supply

### 3.7 AIN \& VREF Sampling Structures

The CS5560 uses on-chip buffers on the AIN+, AIN-, and the VREF+ inputs. Buffers provide much higher input impedance and therefore reduce the amount of drive current required from an external source. This helps minimize errors.

The Buffer Enable (BUFEN) pin determines if the on-chip buffers are used or not. If the BUFEN pin is connected to the V1+ supply, the buffers will be enabled. If the BUFEN pin is connected to the V1-pin, the buffers are off. The converter will consume about 30 mW less power when the buffers are off, but the input impedances of AIN+, AIN- and VREF+ will be significantly less than with the buffers enabled.

### 3.8 Converter Performance

The CS5560 achieves excellent differential nonlinearity (DNL) as shown in Figure 8. Figure 8 illustrates the code widths on the typical scale of $\pm 1$ LSB and on a zoomed scale of $\pm 0.2$ LSB.


Figure 8. CS5560 DNL Plot

Figure 9 through Figure 16 illustrate the performance of the converter with various input signal magnitudes.


Figure 9. Spectral Performance, 0 dB


Figure 11. Spectral Performance, -12 dB


Figure 13. Spectral Performance, -40 dB


Figure 10. Spectral Performance, -6 dB


Figure 12. Spectral Performance, -20 dB


Figure 14. Spectral Performance, -100 dB

Figure 15 illustrates the device with a small signal $1 / 1,000,000$ of full scale. The signal input for figure 14 is about 8.2 microvolts peak to peak, or about 17 codes peak to peak. Figure 16 illustrates the converter with a signal at about 2.6 microvolts peak to peak, or about 5 codes peak to peak. The CS5560 achieves superb performance with this small signal. And the noise floor exhibits no spurious components due to digital interference from the on chip logic.


Figure 15. Spectral Performance, -120 dB


Figure 16. Spectral Performance, -130 dB

Figure 17 illustrates the noise floor of the converter from 0.1 Hz to 25 kHz . While the plot does exhibit some 1/f noise at lower frequencies, the noise floor is entirely free of spurious frequency content due to digital activity inside the chip.

Figure 16 illustrates a noise histogram of 32,768 samples.


Figure 17. Spectral Plot of Noise with Shorted Input


Figure 18. Noise Histogram (32k Samples)

### 3.9 Digital Filter Characteristics

The digital filter is designed for fast settling, therefore it exhibits very little in-band attenuation. The filter attenuation is 1.040 dB at 25 kHz when sampling at 50 kSps .


Figure 19. CS5560 Digital Filter Response (DC to fs/2)


Figure 20. CS5560 Digital Filter Response (DC to 5 kHz )


Figure 21. CS5560 Digital Filter Response (DC to 4fs)

### 3.10 Serial Port

The serial port on the CS5560 can operate in two different modes: synchronous self clock (SSC) mode \& synchronous external clock (SEC) mode.

### 3.10.1 SSC Mode

If the SMODE pin is high (SMODE $=\mathrm{VL}$ ), the serial port operates in the SSC (Synchronous Self Clock) mode. In the SSC mode the port shifts out conversion data words with SCLK as an output. SCLK is generated inside the converter from MCLK. Data is output from the SDO (Serial Data Output) pin. If $\overline{\mathrm{CS}}$ is high, the SDO and SCLK pins will stay in a high-impedance state. If $\overline{C S}$ is low when $\overline{R D Y}$ falls, the conversion data word will be output from SDO MSB first. Data is output on the rising edge of SCLK and should be latched into the external logic on the subsequent rising edge of SCLK. When all bits of the conversion word are output from the port the $\overline{\text { RDY }}$ signal will return to high.

### 3.10.2 SEC Mode

If the SMODE pin is low (SMODE = VLR), the serial port operates in the SEC (Synchronous External Clock mode). In this mode, the user usually monitors RDY. When $\overline{R D Y}$ falls at the end of a conversion, the conversion data word is placed into the output data register in the serial port. $\overline{\mathrm{CS}}$ is then activated low to enable data output. Note that $\overline{C S}$ can be held low continuously if it is not necessary to have the SDO output operate in the high impedance state. When $\overline{\mathrm{CS}}$ is taken low (after $\overline{\mathrm{RDY}}$ falls) the conversion data word is then shifted out of the SDO pin by driving the SCLK pin from system logic external to the converter.
If $\overline{\mathrm{CS}}$ is held low continuously, the $\overline{\mathrm{RDY}}$ signal will fall at the end of a conversion and the conversion data will be placed into the serial port. If the user starts a read, the user will maintain control over the serial port until the port is empty. However, if SCLK is not toggled, the converter will overwrite the conversion data at the completion of the next conversion. If $\overline{\mathrm{CS}}$ is held low and no read is performed, $\overline{\mathrm{RDY}}$ will rise just prior to the end of the next conversion and then fall to signal that new data has been written into the serial port.

### 3.11 Power Supplies \& Grounding

The CS5560 can be configured to operate with its analog supply operating from 5 V , or with its analog supplies operating from $\pm 2.5 \mathrm{~V}$. The digital interface supports digital logic operating from either $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$, or 3.3V.

Figure 6 on page 17 illustrates the device configured to operate from $\pm 2.5 \mathrm{~V}$ analog. Figure 7 on page 18 illustrates the device configured to operate from 5 V analog.

To maximize converter performance, the analog ground and the logic ground for the converter should be connected at the converter. In the dual analog supply configuration, the analog ground for the $\pm 2.5 \mathrm{~V}$ supplies should be connected to the VLR pin at the converter with the converter placed entirely over the analog ground plane.

In the single analog supply configuration $(+5 \mathrm{~V})$, the ground for the +5 V supply should be directly tied to the VLR pin of the converter with the converter placed entirely over the analog ground plane. Refer to Figure 7 on page 18.

