

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# T1/E1 Line Interface

# **Features**

- Provides Analog Transmission Line Interface for T1 and E1 Applications
- Drop-in Replacement for CS61574 with the Following Enhancements:
  - Lower Power Consumption
  - Transmitter Short-Circuit Current Limiting
  - Greater Transmitter Immunity to Line Reflections
  - Software Selection Between  $75\Omega$  and  $120\Omega$  E1 Output Options
  - Internally Controlled E1 Pulse Width
  - B8ZS/HDB3/AMI Encoder/Decoder

# **General Description**

The CS61577 is a drop-in replacement for the CS61574, and combines the complete analog transmit and receive line interface for T1 or E1 applications in a low power, 28-pin device operating from a +5V supply. The CS61577 supports processor-based or standalone operation and interfaces with industry standard T1 and E1 framers.


The receiver uses a digital Delay-Locked-Loop which is continuously calibrated from a crystal reference to provide excellent stability and jitter tolerance. The receiver includes a jitter attenuator optimized for minimum delay in switching and transmission applications. The transmitter provides internal pulse shaping to insure compliance with T1 and E1 pulse template specifications.

# **Applications**

- Interfacing Network Equipment such as DACS and Channel Banks to a DSX-1 Cross Connect
- Building Channel Service Units

#### **ORDERING INFORMATION**

CS61577-IL1Z 28-pin PLCC, Lead Free





# **ABSOLUTE MAXIMUM RATINGS**

Parameter			Min	Max	Units
DC Supply	(referenced to RGND=TGND=0V)	RV+	-	6.0	V
	•	TV+	-	(RV+) + 0.3	V
Input Voltage, Any Pin	(Note 1)	Vin	RGND-0.3	(RV+) + 0.3	V
Input Current, Any Pin	(Note 2)	lin	-10	10	mA
Ambient Operating Tem	nperature	T <sub>A</sub>	-40	85	°C
Storage Temperature		T <sub>stg</sub>	-65	150	°C

WARNING: Operations at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

Notes: 1. Excluding RTIP, RRING, which must stay within -6V to (RV+) + 0.3V.

2. Transient currents of up to 100 mA will not cause SCR latch-up. Also TTIP, TRING, TV+ and TGND can withstand a continuous current of 100 mA.

# RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Units
DC Supply (Note 3)	RV+, TV+	4.75	5.0	5.25	V
Ambient Operating Temperature	T <sub>A</sub>	-40	25	85	°C
Power Consumption (Notes 4,5)	Pc	-	400	500	mW
Power Consumption (Notes 4,6)	Pc	-	230	-	mW

Notes: 3. TV+ must not exceed RV+ by more than 0.3V.

- 4. Power consumption while driving line load over operating temperature range. Includes IC and load. Digital input levels are within 10% of the supply rails and digital outputs are driving a 50 pF capacitive load.
- 5. Assumes 100% ones density and maximum line length at 5.25V.
- 6. Assumes 50% ones density and 300ft. line length at 5.0V.

# **DIGITAL CHARACTERISTICS** (TA = -40°C to 85°C; TV+, RV+ = $5.0V \pm 5\%$ ; GND = 0V)

Parameter	Symbol	Min	Тур	Max	Units
High-Level Input Voltage (Notes 7, 8) PINS 1-4, 17, 18, 23-28	VIH	2.0	-	-	V
Low-Level Input Voltage (Notes 7, 8) PINS 1-4, 17, 18, 23-28	VIL	-	-	0.8	V
High-Level Output Voltage (Notes 7, 8, 9) IOUT = -40 μA PINS 6-8, 11, 12, 25	Vон	4.0	-	-	V
Low-Level Output Voltage (Notes 7, 8, 9) IOUT = 1.6 mA PINS 6-8, 11, 12, 23, 25	VoL	-	-	0.4	V
Input Leakage Current (Except Pin 5)		-	-	±10	μΑ
Low-Level Input Voltage, PIN 5	VIL	-	-	0.2	V
High-Level Input Voltage, PIN 5	V <sub>IH</sub>	(RV+) - 0.2	-	-	V
Mid-Level Input Voltage, PIN 5 (Note 10)	V <sub>IM</sub>	2.3	-	2.7	V

Notes: 7. In Extended Hardware Mode, pins 17 and 18 are digital inputs. In Host Mode, pin 23 is an open drain output and pin 25 is a tristate output.

- 8. This specification guarantees TTL compatibility ( $V_{OH} = 2.4V @ I_{OUT} = -40\mu A$ ).
- 9. Output drivers will drive CMOS logic levels into a CMOS load.
- 10. As an alternative to supplying a 2.3-to-2.7V input, this pin may be left floating.



# **ANALOG SPECIFICATIONS** (TA = -40°C to 85°C; TV+, RV+ = $5.0V \pm 5\%$ ; GND = 0V)

Parameter	Min	Тур	Max	Units	
Transmitter					<u>'</u>
AMI Output Pulse Amplitudes	(Note 11)				
E1, 75 Ω	(Note 12)	2.14	2.37	2.6	V
E1, 120 Ω	(Note 13)	2.7	3.0	3.3	V
T1, (FCC Part 68)	(Note 14)	2.7	3.0	3.3	V
T1, DSX-1	(Note 15)	2.4	3.0	3.6	V
Load Presented To Transmitter Output	(Note 11)	-	25	-	Ω
Jitter Added During Remote Loopback	(Note 16)				
10Hz - 8kHz	, ,	-	0.005	_	UI
8kHz - 40kHz		-	0.008	-	UI
10Hz - 40kHz		-	0.010	-	UI
Broad Band		-	0.015	-	UI
Power in 2kHz band about 772kHz	(Notes 11, 17)	12.6	15	17.9	dBm
Power in 2kHz band about 1.544MHz (referenced to power in 2kHz band at 772kHz)	(Notes 11, 17) Iz)	-29	-38	-	dB
Positive to Negative Pulse Imbalance	(Notes 11, 17)	-	0.2	0.5	dB
Transmitter Output Impedance	(Notes 17, 18)	-	_	10	Ω
Transmitter Short Circuit Current	(Notes 11, 19)	-	-	50	mA RMS

Notes: 11. Using a 0.47  $\mu$ F capacitor in series with the primary of a transformer recommended in the Applications Section.

- 12. Pulse amplitude measured at the output of the transformer across a 75  $\Omega$  load for line length settings LEN2/1/0 = 0/0/1 and 0/0/0. For LEN2/1/0 = 0/0/0 only, a 4.4  $\Omega$  resistor is required in series with the transformer primary.
- 13. Pulse amplitude measured at the output of the transformer across a 120  $\Omega$  load for line length setting LEN2/1/0 = 0/0/0.
- 14. Pulse amplitude measured at the output of the transformer across a 100  $\Omega$  load for line length setting LEN2/1/0 = 0/1/0.
- 15. Pulse amplitude measured at the DSX-1 Cross-Connect for all line length settings from LEN2/1/0 = 0/1/1 to LEN2/1/0 = 1/1/1.
- 16. Input signal to RTIP/RRING is jitter free. Values will reduce slightly if jitter free clock is input to TCLK.
- 17. Not production tested. Parameters guaranteed by design and characterization.
- 18. Measured between the TTIP and TRING pins at 772 kHz during marks and spaces.
- 19. Measured broadband through a 0.5  $\Omega$  resistor across the secondary of the transmitter transformer during the transmission of an all ones data pattern with LEN2/1/0 = 0/0/0 or 0/0/1.



# **ANALOG SPECIFICATIONS** (TA = -40°C to 85°C; TV+, RV+ = $5.0V \pm 5\%$ ; GND = 0V)

Parameter	Min	Тур	Max	Units
Receiver		'		
RTIP/RRING Input Impedance	-	50k	-	Ω
Sensitivity Below DSX (0dB = 2.4V)	-13.6 500	-	-	dB mV
Loss of Signal Threshold	-	0.30	-	V
Data Decision Threshold				
T1, DSX-1 (Note 20) T1, DSX-1 (Note 21) T1, (FCC Part 68) and E1 (Note 22)	60 53 45	65 65 50	70 77 55	% of peak % of peak % of peak
Allowable Consecutive Zeros before LOS	160	175	190	bits
Receiver Input Jitter Tolerance (Note 23)  10kHz - 100kHz 2kHz 10Hz and below	0.4 6.0 300	- - -	- - -	UI UI UI
Jitter Attenuator				
Jitter Attenuation Curve Corner Frequency (Notes 17, 24)	-	6	-	Hz
Attenuation at 10kHz Jitter Frequency (Notes 17, 24)	-	50	-	dB
Attenuator Input Jitter Tolerance (Before Onset of FIFO Overflow or Underflow Protection) (Notes 17, 24)	12	23	-	UI

Notes: 20. For input amplitude of 1.2  $V_{pk}$  to 4.14  $V_{pk}$ .

- 21. For input amplitude of 0.5  $V_{pk}$  to 1.2  $V_{pk}$  and from 4.14  $V_{pk}$  to RV+.
- 22. For input amplitude of 1.05 V<sub>pk</sub> to 3.3 V<sub>pk</sub>.
  23. Jitter tolerance increases at lower frequencies. See Figure 11.
- 24. Attenuation measured with input jitter equal to 3/4 of measured jitter tolerance. Circuit attenuates jitter at 20 dB/decade above the corner frequency. See Figure 12. Output jitter can increase significantly when more than 12 Ul's are input to the attenuator. See discussion in the text section.



# T1 SWITCHING CHARACTERISTICS (TA = -40°C to 85°C; TV+, RV+ = 5.0V ±5%;

GND = 0V; Inputs: Logic 0 = 0V, Logic 1 = RV+; See Figures 1, 2, & 3)

Parameter		Symbol	Min	Тур	Max	Units
Crystal Frequency	(Note 25)	$f_{C}$	-	6.176000	-	MHz
TCLK Frequency		f <sub>tclk</sub>	-	1.544	-	MHz
ACLKI Frequency	(Note 26)	f <sub>aclki</sub>	-	1.544	-	MHz
RCLK Duty Cycle	(Note 27)	t <sub>pwh1</sub> /t <sub>pw1</sub>	45	50	55	%
Rise Time, All Digital Outputs	(Note 28)	tr	-	-	85	ns
Fall Time, All Digital Outputs	(Note 28)	t <sub>f</sub>	-	-	85	ns
TPOS/TNEG (TDATA) to TCLK Falling Setup Tir	me	t <sub>su2</sub>	25	-	-	ns
TCLK Falling to TPOS/TNEG (TDATA) Hold Tim	ie	t <sub>h2</sub>	25	-	-	ns
RPOS/RNEG Valid Before RCLK Falling	(Note 29)	t <sub>su1</sub>	150	274	-	ns
RDATA Valid Before RCLK Falling	(Note 30)	t <sub>su1</sub>	150	274	-	ns
RPOS/RNEG Valid Before RCLK Rising	(Note 31)	t <sub>su1</sub>	150	274	-	ns
RPOS/RNEG Valid After RCLK Falling	(Note 29)	t <sub>h1</sub>	150	274	-	ns
RDATA Valid After RCLK Falling	(Note 30)	t <sub>h1</sub>	150	274	-	ns
RPOS/RNEG Valid After RCLK Rising	(Note 31)	t <sub>h1</sub>	150	274	-	ns

Notes: 25. Crystal must meet specifications described in Appendix A.

- 26. ACLKI provided by an external source or TCLK.
- 27. RCLK duty cycle will be 62.5% or 37.5% when jitter attenuator limits are reached.
- 28. At max load of 1.6 mA and 50 pF.
- 29. Host Mode (CLKE = 1).
- 30. Extended Hardware Mode.
- 31. Hardware Mode, or Host Mode (CLKE = 0)
- 32. The transmitted pulse width does not depend on the TCLK duty cycle.

# **E1 SWITCHING CHARACTERISTICS** (TA = -40°C to 85°C; TV+, RV+ = $5.0V \pm 5\%$ ;

GND = 0V; Inputs: Logic 0 = 0V, Logic 1 = RV+; See Figures 1, 2, & 3)

Parameter		Symbol	Min	Тур	Max	Units
Crystal Frequency	(Note 25)	$f_{c}$	-	8.192000	-	MHz
TCLK Frequency		f <sub>tclk</sub>	-	2.048	-	MHz
TCLK Duty Cycle for LEN2/1/0 = 0/0/0	(Note 32)	t <sub>pwh2</sub> /t <sub>pw2</sub>	40	50	60	%
ACLKI Frequency	(Note 26)	f <sub>aclki</sub>	-	2.048	-	MHz
RCLK Duty Cycle	(Note 27)	t <sub>pwh1</sub> /t <sub>pw1</sub>	45	50	55	%
Rise Time, All Digital Outputs	(Note 28)	t <sub>r</sub>	-	-	85	ns
Fall Time, All Digital Outputs	(Note 28)	t <sub>f</sub>	-	-	85	ns
TPOS/TNEG (TDATA) to TCLK Falling Setup Tir	ne	t <sub>su2</sub>	25	-	-	ns
TCLK Falling to TPOS/TNEG (TDATA) Hold Tim	е	t <sub>h2</sub>	25	-	-	ns
RPOS/RNEG Valid Before RCLK Falling	(Note 29)	t <sub>su1</sub>	100	194	-	ns
RDATA Valid Before RCLK Falling	(Note 30)	t <sub>su1</sub>	100	194	-	ns
RPOS/RNEG Valid Before RCLK Rising	(Note 31)	t <sub>su1</sub>	100	194	-	ns
RPOS/RNEG Valid After RCLK Falling	(Note 29)	t <sub>h1</sub>	100	194	-	ns
RDATA Valid After RCLK Falling	(Note 30)	t <sub>h1</sub>	100	194	-	ns
RPOS/RNEG Valid After RCLK Rising	(Note 31)	t <sub>h1</sub>	100	194	-	ns



# **SWITCHING CHARACTERISTICS** (TA = -40° to 85°C; TV+, RV+ = $\pm$ 5%;

Inputs: Logic 0 = 0V, Logic 1 = RV+)

Parameter	Symbol	Min	Тур	Max	Units
SDI to SCLK Setup Time	t <sub>dc</sub>	50	-	-	ns
SCLK to SDI Hold Time	t <sub>cdh</sub>	50	-	-	ns
SCLK Low Time	t <sub>cl</sub>	240	-	-	ns
SCLK High Time	t <sub>ch</sub>	240	-	-	ns
SCLK Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	-	-	50	ns
CS to SCLK Setup Time	t <sub>cc</sub>	50	-	-	ns
SCLK to CS Hold Time	t <sub>cch</sub>	50	-	-	ns
CS Inactive Time	t <sub>cwh</sub>	250	-	-	ns
SCLK to SDO Valid (Note 33)	tcdv	-	_	200	ns
CS to SDO High Z	t <sub>cdz</sub>	-	100	-	ns
Input Valid To PCS Falling Setup Time	t <sub>su4</sub>	50	-	-	ns
PCS Rising to Input Invalid Hold Time	t <sub>h4</sub>	50	-	-	ns
PCS Active Low Time	t <sub>pcsl</sub>	250	_	-	ns

Notes: 33. Output load capacitance = 50pF




Figure 1. Signal Rise and Fall Characteristics




Figure 2. Recovered Clock and Data Switching Characteristics




Figure 3. Transmit Clock and Data Switching Characteristics




Figure 4. Serial Port Write Timing Diagram




Figure 5. Serial Port Read Timing Diagram




Figure 6. Extended Hardware Mode Parallel Chip Select Timing Diagram



#### THEORY OF OPERATION

## CS61577 Enhancements Relative to CS61574

Existing designs using the CS61574 can be converted to the higher performance, pin-compatible CS61577 with no changes to the PCB, external component or system software.

The CS61577 provides higher performance and more features than the CS61574 including:

- Selection of 75  $\Omega$  or 120  $\Omega$  E1 output options under *software* or hardware control,
- 50 mA<sub>RMS</sub> transmitter short-circuit current limiting for E1 (per OFTEL OTR-001),
- internally controlled pulse width for E1 output options,
- 35% lower power consumption,
- Increased transmitter immunity to signal reflections for improved signal quality,
- Optional AMI, B8ZS, HDB3 encoder/decoder or external line coding support,
- Receiver AIS (unframed all ones) detection,
- Improved receiver Loss of Signal handling (LOS set at power-up, reset upon receipt of 3 ones in 32 bit periods with no more than 15 consecutive zeros),
- Transmitter TTIP and TRING outputs are forced low when TCLK is static,
- The Driver Performance Monitor operates over a wider range of input signal levels.

# Introduction to Operating Modes

The CS61577 supports three operating modes which are selected by the level of the MODE pin as shown in Tables 1 and 2, Figure 7, and Figures A1-A3 of the Applications section.

The modes are Hardware Mode, Extended Hardware Mode, and Host Mode. In Hardware and Extended Hardware Modes, discrete pins are used to configure and monitor the device. The Extended Hardware Mode provides a parallel chip select input which latches the control inputs al-

lowing individual ICs to be configured using a common set of control lines. In the Host Mode, an external processor monitors and configures the device through a serial interface. There are thirteen multi-function pins whose functionality is determined by the operating mode. (see Table 2).

	Hardware Mode	Extended Hardware Mode	Host Mode
Control Method	Control Pins	Control Pins with Parallel Chip Select	Serial Interface
MODE Pin Level	<0.2 V	Floating or 2.5 V	>(RV+)-0.2 V
Line Coding	External	Internal- AMI, B8ZS, or HDB3	External
AIS Detection	No	Yes	No
Driver Performance Monitor	Yes	No	Yes

**Table 1. Differences Between Operating Modes** 


		MODE				
FUNCTION	PIN	HARDWARE	EXTENDED HARDWARE	HOST		
TRANSMITTER	3	TPOS	TDATA	TPOS		
IKANSWITTER	4	TNEG	TCODE	TNEG		
	6	RNEG	BPV	RNEG		
	7	RPOS	RDATA	RPOS		
RECEIVER/DPM	11	DPM	AIS	DPM		
	17	MTIP	RCODE	MTIP		
	18	MRING	-	MRING		
	18	-	PCS	-		
	23	LEN0	LEN0	INT		
CONTROL	24	LEN1	LEN1	SDI		
CONTROL	25	LEN2	LEN2	SDO		
	26	RLOOP	RLOOP	CS		
	27	LLOOP	LLOOP	SCLK		
	28	TAOS	TAOS	CLKE		

**Table 2. Pin Definitions** 



#### HARDWARE MODE TAOS LLOOP RLOOP LEN0/1/2 CONTROL **TPOS** TTIP **TRANSMIT** LINE DRIVER **TNEG TRING** TRANSFORMER **MRING** CS61577 CS62180B MTIP DRIVER MONITOR **FRAMER →** DPM **CIRCUIT RPOS** RTIP RECEIVE **JITTER** LINE RECEIVER **RNEG RRING ATTENUATOR TRANSFORMER**

#### **EXTENDED HARDWARE MODE**






Figure 7. Overview of Operating Modes



#### Transmitter

The transmitter takes digital T1 or E1 input data and drives appropriately shaped bipolar pulses onto a transmission line through a 1:2 transformer. The transmit data (TPOS & TNEG or TDATA) is supplied synchronously and sampled on the falling edge of the input clock, TCLK.

Either T1 (DSX-1 or Network Interface) or E1 CCITT G.703 pulse shapes may be selected. Pulse shaping and signal level are controlled by "line length select" inputs as shown in Table 3.

For T1 DSX-1 applications, line lengths from 0 to 655 feet (as measured from the transmitter to the DSX-1 cross connect) may be selected. The five partition arrangement in Table 3 meets ANSI T1.102 and AT&T CB-119 requirements when using #22 ABAM cable. A typical output pulse is shown in Figure 8. These pulse settings can also be used to meet CCITT pulse shape requirements for 1.544 MHz operation.

For T1 Network Interface applications, two additional options are provided. Note that the optimal pulse width for Part 68 (324 ns) is narrower than the optimal pulse width for DSX-1 (350 ns). The CS61577 automatically adjusts the pulse width based upon the "line length" selection made.

LEN2	LEN1	LEN0	Option Selected	Application
0	1	1	0-133 FEET	
1	0	0	133-266 FEET	DSX-1
1	0	1	266-399 FEET	ABAM
1	1	0	399-533 FEET	(AT&T 600B or 600C)
1	1	1	533-655 FEET	01 0000)
0	0	0	75 Ω (with 4.4 Ω	
			resistor) & 120 Ω	E1
0	0	1	75 Ω (without	CCITT G.703
			4.4 Ω resistor)	
0	1	0	FCC PART 68, OPT. A	NETWORK
0	1	1	ANSI T1.403	INTERFACE

**Table 3. Line Length Selection** 




Figure 8. Typical Pulse Shape at DSX-1 Cross Connect

The E1 G.703 pulse shape is supported with line length selections LEN2/1/0=0/0/0 or LEN2/1/0=0/0/1. As with the CS61574, LEN2/1/0=0/0/0 supports the 120  $\Omega$ , 3 V output option without external series resistors, but will also support the 75  $\Omega$ , 2.37 V output option with an external 4.4  $\Omega$  resistor in series with TTIP or TRING. The new LEN2/1/0=0/0/1 code supports the 75  $\Omega$ , 2.37 V output option without external series resistors allowing for software selection between the two E1 output options. The pulse width will meet the G.703 pulse shape template shown in Figure 9, and specified in Table 4.

The CS61577 will detect a static TCLK, and will force TTIP and TRING low to prevent transmission when data is not present. When any transmit control pin (TAOS, LEN0-2 or LLOOP) is toggled, the transmitter outputs will require approximately 22 bit periods to stabilize. The transmitter will take longer to stabilize when RLOOP is selected because the timing circuitry must adjust to the new frequency.




Figure 9. Mask of the Pulse at the 2048 kbps Interface

#### Transmit All Ones Select

The transmitter provides for all ones insertion at the frequency of TCLK. Transmit all ones is selected when TAOS goes high, and causes continuous ones to be transmitted on the line (TTIP and TRING). In this mode, the TPOS and TNEG (or TDATA) inputs are ignored. If Remote Loopback is in effect, any TAOS request will be ignored.

#### Receiver

The receiver extracts data and clock from an AMI (Alternate Mark Inversion) coded signal and outputs clock and synchronized data. The receiver is sensitive to signals over the entire range of ABAM cable lengths and requires no equalization or ALBO (Automatic Line Build Out) circuits. The signal is received on both ends of a centertapped, center-grounded transformer. The transformer is center tapped on the IC side. The clock and data recovery circuit exceeds the jitter tolerance specifications of Publications 43802, 43801, AT&T 62411, TR-TSY-000170, and CCITT REC. G.823.

A block diagram of the receiver is shown in Figure 10. The two leads of the transformer (RTIP and RRING) have opposite polarity allowing the receiver to treat RTIP and RRING as unipolar signals. Comparators are used to detect pulses on RTIP and RRING. The comparator thresholds are dynamically established at a percent of the peak level (50% of peak for E1, 65% of peak for T1; with the slicing level selected by LEN2/1/0 inputs).

The leading edge of an incoming data pulse triggers the clock phase selector. The phase selector chooses one of the 13 available phases which the delay line produces for each bit period. The out-

For coaxial cable For shielded twisted

	75Ω load and transformer specified in Application Section.	pair, 120Ω load and transformer specified in Application Section.	
Nominal peak voltage of a mark (pulse)	2.37 V	3 V	
Peak voltage of a space (no pulse)	0 ±0.237 V	0 ±0.30 V	
Nominal pulse width	244	ns	
Ratio of the amplitudes of positive and negative pulses at the center of the pulse interval	0.95 to 1.05*		
Ratio of the widths of positive and negative pulses at the nominal half amplitude	0.95 to 1.05*		

<sup>\*</sup> When configured with a 0.47 μF nonpolarized capacitor in series with the TX transformer primary as shown in Figures A1, A2 and A3.

**Table 4. CCITT G.703 Specifications** 






Figure 10. Receiver Block Diagram

put from the phase selector feeds the clock and data recovery circuits which generate the recovered clock and sample the incoming signal at appropriate intervals to recover the data.

Data sampling will continue at the periods selected by the phase selector until an incoming pulse deviates enough to cause a new phase to be selected for data sampling. The phases of the delay line are selected and updated to allow as much as 0.4 UI of jitter from 10 kHz to 100 kHz, without error. The jitter tolerance of the receiver exceeds that shown in Figure 11. Additionally, this method of clock and data recovery is tolerant of long strings of consecutive zeros. The data




Figure 11. Minimum Input Jitter Tolerance of Receiver (Clock Recovery Circuit and Jitter Attenuator)

sampler will continuously sample data based on its last input until a new pulse arrives to update the clock phase selector.

The delay line is continuously calibrated using the crystal oscillator reference clock. The delay line produces 13 phases for each cycle of the reference clock. In effect, the 13 phases are analogous to a 20 MHz clock when the reference clock is 1.544 MHz. This implementation utilizes the benefits of a 20 MHz clock for clock recovery without actually having the clock present to impede analog circuit performance.

In the Hardware Mode, data at RPOS and RNEG should be sampled on the rising edge of RCLK, the recovered clock. In the Extended Hardware Mode, data at RDATA should be sampled on the falling edge of RCLK. In the Host Mode, CLKE determines the clock polarity for which output data should be sampled as shown in Table 5.



MODE (pin 5)	CLKE (pin 28)	DATA	CLOCK	Clock Edge for Valid Data
LOW (<0.2V)	Х	RPOS RNEG	RCLK RCLK	Rising Rising
HIGH (>(V+) - 0.2V)	LOW	RPOS RNEG SDO	RCLK RCLK SCLK	Rising Rising Falling
HIGH (>(V+) - 0.2V)	HIGH	RPOS RNEG SDO	RCLK RCLK SCLK	Falling Falling Rising
MIDDLE (2.5V)	Х	RDATA	RCLK	Falling

X = Don't Care

Table 5. Data Output/Clock Relationship

# Loss of Signal

The receiver will indicate loss of signal after power-up, reset or upon receiving 175 consecutive zeros. A digital counter counts received zeros, based on RCLK cycles. A zero is received when the RTIP and RRING inputs are below the input comparator slicing threshold level established by the peak detector. After the signal is removed for a period of time the data slicing threshold level decays to approximately 300 mV<sub>peak</sub>.

The receiver reports loss of signal by setting the Loss of Signal pin, LOS, high. If the serial interface is used, the LOS bit will be set and an interrupt will be issued on INT (unless disabled). LOS will return low (asserting the INT pin again in Host Mode) upon receipt of 3 ones in 32 bit periods with no more than 15 consecutive zeros. Note that in the Host Mode, LOS is simultaneously available from both the register and pin 12. RPOS/RNEG or RDATA are forced low during LOS unless the jitter attenuator is disabled. (See "Jitter Attenuator" section)

If ACLKI is present during the LOS state, ACLKI is switched into the input of the jitter attenuator, resulting in RCLK matching the frequency of ACLKI. The jitter attenuator buffers any instantaneous changes in phase between the last recovered clock and the ACLKI reference clock.

This means that RCLK will smoothly transition to the new frequency. If ACLKI is not present, then the crystal oscillator of the jitter attenuator is forced to its center frequency. Table 6 shows the status of RCLK upon LOS.

Crystal present?	ACLKI present?	Source of RCLK
No	Yes	ACLKI
Yes	No	Centered Crystal
Yes	Yes	ACLKI via the Jitter Attenuator

Table 6. RCLK Status at LOS

#### Jitter Attenuator

The jitter attenuator reduces wander and jitter in the recovered clock signal. It consists of a 32-bit FIFO, a crystal oscillator, a set of load capacitors for the crystal, and control logic. The jitter attenuator exceeds the jitter attenuation requirements of Publications 43802 and REC. G.742.

The jitter attenuator works in the following manner. The recovered clock and data are input to the FIFO with the recovered clock controlling the FIFO's write pointer. The crystal oscillator controls the FIFO's read pointer which reads data out of the FIFO and presents it at RPOS and RNEG (or RDATA). The update rate of the read pointer is analogous to RCLK. By changing the load capacitance that the IC presents to the crystal, the oscillation frequency is adjusted to the average frequency of the recovered signal. Logic determines the phase relationship between the read and write pointers and decides how to adjust the load capacitance of the crystal. Thus the jitter attenuator behaves as a first-order phase lock loop. Jitter is absorbed in the FIFO according to the jitter transfer characteristic shown in Figure 12.




Figure 12. Typical Jitter Transfer Function

The FIFO in the jitter attenuator is designed to prevent overflow and underflow. If the jitter amplitude becomes very large, the read and write pointers may get very close together. Should they attempt to cross, the oscillator's divide by four circuit adjusts by performing a divide by 3 1/2 or divide by 4 1/2 to prevent the overflow or underflow. During this activity, data will never be lost.

The 32-bit FIFO in the CS61577 attenuator allows it to absorb jitter with minimum data delay in T1 and E1 switching or transmission applications. Like the CS61574, the CS61577 will tolerate large amplitude jitter (>23 UIpp) by tracking rather than attenuating it, preventing data errors so that the jitter may be absorbed in external frame buffers.

The jitter attenuator may be bypassed by pulling XTALIN to RV+ through a 1  $k\Omega$  resistor and providing a 1.544 MHz (or 2.048 MHz) clock on ACLKI. RCLK may exhibit quantization jitter of approximately 1/13 UIpp and a duty cycle of approximately 30% (70%) when the attenuator is disabled.

# Local Loopback

Local loopback is selected by taking LLOOP, pin 27, high or by setting the LLOOP register bit via the serial interface.

The local loopback mode takes clock and data presented on TCLK, TPOS, and TNEG (or TDATA), sends it through the jitter attenuator and outputs it at RCLK, RPOS and RNEG (or RDATA). If the jitter attenuator is disabled, it is bypassed. Inputs to the transmitter are still transmitted on TTIP and TRING, unless TAOS has been selected in which case, AMI-coded continuous ones are transmitted at the TCLK frequency. The receiver RTIP and RRING inputs are ignored when local loopback is in effect.

# Remote Loopback

Remote loopback is selected by taking RLOOP, pin 26, high or by setting the RLOOP register bit via the serial interface.

In remote loopback, the recovered clock and data input on RTIP and RRING are sent through the jitter attenuator and back out on the line via TTIP and TRING. Selecting remote loopback overrides any TAOS request (see Table 6). The recovered incoming signals are also sent to RCLK, RPOS and RNEG (or RDATA). A remote loopback occurs in response to RLOOP going high.

RLOOP Input Signal	TAOS Input Signal	Source of Data for TTIP & TRING	Source of Clock for TTIP & TRING
0	0	TDATA	TCLK
0	1	all 1s	TCLK
1	Х	RTIP & RRING	RTIP & RRING (RCLK)

Notes: 1. X = Don't Care. The identified All Ones Select input is ignored when the indicated loopback is in effect.

Logic 1 indicates that Loopback or All Ones option is selected.

Table 7. Interaction of RLOOP with TAOS



Simultaneous selection of local and remote loopback modes is not valid (see Reset).

In the Extended Hardware Mode the transmitted data is looped before the AMI/B8ZS/HDB3 encoder/decoder during remote loopback so that the transmitted signal matches the received signal, even in the presence of received bipolar violations. Data output on RDATA is decoded, however, if RCODE is low.

# Alarm Indication Signal

In the Extended Hardware Mode, the receiver sets the output pin AIS high when less than 3 zeros are detected out of 2048 bit periods.

## Line Code Encoder/Decoder

In the Extended Hardware Mode, three line codes are available: AMI, B8ZS and HDB3. The input to the encoder is TDATA. The outputs from the decoder are RDATA and BPV (Bipolar Violation Strobe). The encoder and decoder are selected using the LEN2, LEN1, LEN0, TCODE and RCODE pins as shown in Table 8.

	LEN 2/1/0			
		000	010-111	
TCODE (Transmit Encoder Selection)	LOW	HDB3 Encoder	B8ZS Encoder	
	HIGH	AMI Encoder		
RCODE (Receiver	LOW	HDB3 Decoder	B8ZS Decoder	
Decoder Selection)	HIGH	AMI D	ecoder	

Table 8. Encoder/Decoder Selection

# Parallel Chip Select

In the Extended Hardware Mode, PCS can be used to gate the digital control inputs: TCODE, RCODE, LEN0, LEN1, LEN2, RLOOP, LLOOP and TAOS. Inputs are accepted on these pins only when PCS is low and will immediately change the operating state of the device. Therefore, when cycling PCS to update the operating state, the digital control inputs should be stable for the entire PCS low period. The digital control inputs are ignored when PCS is high

# **Driver Performance Monitor**

To aid in early detection and easy isolation of non-functioning links, the IC is able to monitor transmit drive performance and report when the driver is no longer operational. This feature can be used to monitor either the device's performance or the performance of a neighboring driver. The driver performance monitor indicator is normally low, and goes high upon detecting a driver failure.

The driver performance monitor consists of an activity detector that monitors the transmitted signal when MTIP is connected to TTIP and MRING is connected to TRING. DPM will go high if the absolute difference between MTIP and MRING does not transition above or below a threshold level within a time-out period. In the Host Mode, DPM is available from the register and pin 11.

Whenever more than one line interface IC resides on the same circuit board, the effectiveness of the driver performance monitor can be maximized by having each IC monitor performance of a neighboring IC, rather than having it monitor its own performance. Note that a CS61577 can not be used to monitor a CS61574 due to output stage differences.




Figure 13. Input/Output Timing

# Serial Interface

In the Host Mode, pins 23 through 28 serve as a microprocessor/microcontroller interface. One on-board register can be written to via the SDI pin or read from via the SDO pin at the clock rate determined by SCLK. Through this register, a host controller can be used to control operational characteristics and monitor device status. The serial port read/write timing is independent of the system transmit and receive timing.

Data transfers are initiated by taking the chip select input,  $\overline{CS}$ , low ( $\overline{CS}$  must initially be high). Address and input data bits are clocked in on the rising edge of SCLK. The clock edge on which output data is stable and valid is determined by CLKE as shown in Table 5. Data transfers are terminated by setting  $\overline{CS}$  high.  $\overline{CS}$  may go high no sooner than 50 ns after the rising edge of the SCLK cycle corresponding to the last write bit. For a serial data read,  $\overline{CS}$  may go high any time to terminate the output.

Figure 13 shows the timing relationships for data transfers when CLKE = 1. When CLKE = 1, data bit D7 is held until the falling edge of the 16th clock cycle. When CLKE = 0, data bit D7 is held until the rising edge of the 17th clock cycle. SDO goes High-Z after  $\overline{\text{CS}}$  goes high or at the end of the hold period of data bit D7.

LSB, first bit	0	R/W	Read/Write Select; 0 = write, 1 = read
	1	ADD0	LSB of address, Must be 0
	2 ADD1 Must be 0		Must be 0
	3	ADD2	Must be 0
	4	ADD3	Must be 0
	5	ADD4	Must be 1
	6	-	Reserved - Must be 0

Table 9. Address/Command Byte

An address/command byte, shown in Table 9, precedes a data register. The first bit of the address/command byte determines whether a read or a write is requested. The next six bits contain the address. The line interface responds to address 16 (0010000). The last bit is ignored.

The data register, shown in Table 10, can be written to the serial port. Data is input on the eight clock cycles immediately following the address/command byte. Bits 0 and 1 are used to clear an interrupt issued from the INT pin, which occurs in response to a loss of signal or a problem with the output driver.

LSB: first bit in	0	clr LOS	Clear Loss of Signal
	1	clr DPM	Clear Driver Performance Monitor
	2	LEN0	Bit 0 - Line Length Select
	3	LEN1	Bit 1 - Line Length Select
	4	LEN2	Bit 2 - Line Lenght Select
	5	RLOOP	Remote Loopback
	6	LLOOP	Local Loopback
MSB: last bit in	7	TAOS	Transmit All Ones Select

NOTE: Setting 5, 6, & 7 to 101 or 111 puts the CS61577 into a factory test mode.

Table 10. Input Data Register



Writing a "1" to either "Clear LOS" or "Clear DPM" over the serial interface has three effects:

- 1) The current interrupt on the serial interface will be cleared. (Note that simply reading the register bits will not clear the interrupt).
- 2) Output data bits 5, 6 and 7 will be reset as appropriate.
- 3) Future interrupts for the corresponding LOS or DPM will be prevented from occurring.

Writing a "0" to either "Clear LOS" or "Clear DPM" enables the corresponding interrupt for LOS or DPM.

Input bits 5/6/7=111 and 5/6/7=101 are the same request, and cause the line interface to enter into the factory test mode. In other words, when RLOOP=1 (Bit 5) and TAOS=1 (Bit 7), LOOP (Bit 6) is a don't care. For normal operation, RLOOP and TAOS should not be simultaneously selected via the serial interface.

Output data from the serial interface is presented as shown in Tables 11 and 12. Bits 2, 3 and 4 can be read to verify line length selection. Bits 5, 6 and 7 must be decoded. Codes 101, 110 and 111 (Bits 5, 6 and 7) indicate intermittent losses of signal and/or driver problems.

SDO goes to a high impedance state when not in use. SDO and SDI may be tied together in applications where the host processor has a bi-directional I/O port.

LSB: first bit in	0		
	1	DPM	Driver Performance Monitor
	2	LEN0	Bit 0 - Line Length Select
	3	LEN1	Bit 1 - Line Length Select
	4	LEN2	Bit 2 - Line Lenght Select

Table 11. Output Data Bits 0 - 4

	Bits		Status						
5	6	7	วเสเนร						
0	0	0	Reset has occurred or no program input.						
0	0	1	TAOS in effect.						
0	1	0	LLOOP in effect.						
0	1	1	TAOS/LLOOP in effect.						
1	0	0	RLOOP in effect						
1	0	1	DPM changed state since last "clear DPM" occured.						
1	1	0	LOS changed state since last "clear LOS" occured.						
1	1	1	LOS and DPM have changed state since last "clear LOS" and "clear DPM".						

Table 12. Coding for Serial Output bits 5,6,7

#### Power On Reset / Reset

Upon power-up, the IC is held in a static state until the supply crosses a threshold of approximately 3 Volts. When this threshold is crossed, the device will delay for about 10 ms to allow the power supply to reach operating voltage. After this delay, calibration of the delay lines used in the transmit and receive sections commences. The delay lines can be calibrated only if a reference clock is present. The reference clock for the receiver is provided by the crystal oscillator, or ACLKI if the oscillator is disabled. The reference clock for the transmitter is provided by TCLK. The initial calibration should take less than 20 ms.

In operation, the delay lines are continuously calibrated, making the performance of the device independent of power supply or temperature variations. The continuous calibration function forgoes any requirement to reset the line interface when in operation. However, a reset function is available which will clear all registers.

In the Hardware and Extended Hardware Modes, a reset request is made by simultaneously setting both the RLOOP and LLOOP pins high for at least 200 ns. Reset will initiate on the falling edge of the reset request (falling edge of RLOOP and LLOOP). In the Host Mode, a reset is initiated by simultaneously writing RLOOP and LLOOP to



the register. In either mode, a reset will set all registers to 0 and force the oscillator to its center frequency before initiating calibration. A reset will also set LOS high.


# **Power Supply**

The device operates from a single +5 Volt supply. Separate pins for transmit and receive supplies provide internal isolation. These pins should be connected externally near the device and decoupled to their respective grounds. TV+ must not exceed RV+ by more than 0.3V.


Decoupling and filtering of the power supplies is crucial for the proper operation of the analog circuits in both the transmit and receive paths. A 1.0  $\mu F$  capacitor should be connected between TV+ and TGND, and a 0.1  $\mu F$  capacitor should be connected between RV+ and RGND. Use mylar or ceramic capacitors and place them as closely as possible to their respective power supply pins. A 68  $\mu F$  tantalum capacitor should be added close to the RV+/RGND supply. Wire-wrap breadboarding of the line interface is not recommended because lead resistance and inductance serve to defeat the function of the decoupling capacitors.



# PIN DESCRIPTIONS



Host Mode





# **Power Supplies**

## RGND - Ground, Pin 22.

Power supply ground for all subcircuits except the transmit driver; typically 0 Volts.

## RV+ - Power Supply, Pin 21.

Power supply for all subcircuits except the transmit driver; typically +5 Volts.

# TGND - Ground, Transmit Driver, Pin 14.

Power supply ground for the transmit driver; typically 0 Volts.

# TV+ - Power Supply, Transmit Driver, Pin 15.

Power supply for the transmit driver; typically +5 Volts. TV+ must not exceed RV+ by more than 0.3 V.

## **Oscillator**

# XTALIN, XTALOUT - Crystal Connections, Pins 9 and 10.

A 6.176 MHz (or 8.192 MHz) crystal should be connected across these pins. If a 1.544 MHz (or 2.048 MHz) clock is provided on ACLKI (pin 1), the jitter attenuator may be disabled by tying XTALIN, Pin 9 to RV+ through a 1 k $\Omega$  resistor, and floating XTALOUT, Pin 10.

Overdriving the oscillator with an external clock is not supported. See Appendix A.

### **Control**

# ACLKI - Alternate External Clock Input, Pin 1.

A 1.544 MHz (or 2.048 MHz) clock may be input to ACLKI, or this pin must be tied to ground. During LOS, the ACLKI input signal, if present, is output on RCLK through the jitter attenuator.

# **CLKE - Clock Edge, Pin 28. (Host Mode)**

Setting CLKE to logic 1 causes RPOS and RNEG to be valid on the falling edge of RCLK, and SDO to be valid on the rising edge of SCLK. Conversely, setting CLKE to logic 0 causes RPOS and RNEG to be valid on the rising edge of RCLK, and SDO to be valid on the falling edge of SCLK.

# CS - Chip Select, Pin 26. (Host Mode)

This pin must transition from high to low to read or write the serial port.

# INT - Receive Alarm Interrupt, Pin 23. (Host Mode)

Goes low when LOS or DPM change state to flag the host processor. INT is cleared by writing "clear LOS" or "clear DPM" to the register. INT is an open drain output and should be tied to the power supply through a resistor.



# LEN0, LEN1, LEN2 - Line Length Selection, Pins 23, 24 and 25. (Hardware and Extended Hardware Modes)

Determines the shape and amplitude of the transmitted pulse to accommodate several cable types and lengths. See Table 3 for information on line length selection. Also controls the receiver slicing level and the line code in Extended Hardware Mode.

# LLOOP - Local Loopback, Pin 27. (Hardware and Extended Hardware Modes)

Setting LLOOP to a logic 1 routes the transmit clock and data through the jitter attenuator to the receive clock and data pins. TCLK and TPOS/TNEG (or TDATA) are still transmitted unless overridden by a TAOS request. Inputs on RTIP and RRING are ignored.

## **MODE - Mode Select, Pin 5.**

Driving the MODE pin high puts the line interface in the Host Mode. In the host mode, a serial control port is used to control the line interface and determine its status. Grounding the MODE pin puts the line interface in the Hardware Mode, where configuration and status are controlled by discrete pins. Floating the MODE pin or driving it to +2.5 Vselects the Extended Hardware Mode, where configuration and status are controlled by discrete pins. When floating MODE, there should be no external load on the pin. MODE defines the status of 13 pins (see Table 2).

# PCS - Parallel Chip Select, Pin 18. (Extended Hardware Mode)

Setting  $\overline{PCS}$  high causes the line interface to ignore the  $\overline{TCODE}$ ,  $\overline{RCODE}$ , LEN0, LEN1, LEN2, RLOOP, LLOOP and TAOS inputs.

# **RCODE** - Receiver Decoder Select, Pin 17. (Extended Hardware Mode)

<u>Setting RCODE</u> low enables B8ZS or HDB3 zero substitution in the receiver decoder. Setting RCODE high enables the AMI receiver decoder (see Table 8).

## RLOOP - Remote Loopback, Pin 26. (Hardware and Extended Hardware Modes)

Setting RLOOP to a logic 1 causes the recovered clock and data to be sent through the jitter attenuator (if active) and through the driver back to the line. The recovered signal is also sent to RCLK and RPOS/RNEG (or RDATA). Any TAOS request is ignored. In the Host Mode, simultaneous selection of RLOOP & TAOS enables a factory test mode.

Simultaneously taking RLOOP and LLOOP high for at least 200 ns initiates a device reset.

## SCLK - Serial Clock, Pin 27. (Host Mode)

Clock used to read or write the serial port registers. SCLK can be either high or low when the line interface is selected using the  $\overline{CS}$  pin.

# SDI - Serial Data Input, Pin 24. (Host Mode)

Data for the on-chip register. Sampled on the rising edge of SCLK.

# SDO - Serial Data Output, Pin 25. (Host Mode)

Status and control information from the on-chip register. If CLKE is high SDO is valid on the rising edge of SCLK. If CLKE is low SDO is valid on the falling edge of SCLK. This pin goes to a high-impedance state when the serial port is being written to or after bit D7 is output.



## TAOS - Transmit All Ones Select, Pin 28. (Hardware and Extended Hardware Modes)

Setting TAOS to a logic 1 causes continuous ones to be transmitted at the frequency determined by TCLK. In the Host Mode, simultaneous selection of RLOOP & TAOS enables a factory test mode.

# **TCODE - Transmitter Encoder Select, Pin 4. (Extended Hardware Mode)**

<u>Setting TCODE</u> low enables B8ZS or HDB3 zero substitution in the transmitter encoder. Setting TCODE high enables the AMI transmitter encoder.

## Data

## RDATA - Receive Data - Pin 7. (Extended Hardware Mode)

Data recovered from the RTIP and RRING inputs is output at this pin, after being decoded by the line code decoder. RDATA is NRZ. RDATA is stable and valid on the falling edge of RCLK.

### RCLK - Recovered Clock, Pin 8.

The receiver recovered clock generated by the jitter attenuator is output on this pin. When in the loss of signal state ACLKI (if present) is output on RCLK via the jitter attenuator. If ACLKI is not present during LOS, RCLK is forced to the center frequency of the crystal oscillator..

# RPOS, RNEG - Receive Positive Data, Receive Negative Data, Pins 6 and 7. (Hardware and Host Modes)

The receiver recovered NRZ digital data is output on these pins. In the Hardware Mode, RPOS and RNEG are stable and valid on the rising edge of RCLK. In the Host Mode, CLKE determines the clock edge for which RPOS and RNEG are stable and valid. See Table 5. A positive pulse (with respect to ground) received on the RTIP pin generates a logic 1 on RPOS, and a positive pulse received on the RRING pin generates a logic 1 on RNEG.

# RTIP, RRING - Receive Tip, Receive Ring, Pins 19 and 20.

The AMI receive signal is input to these pins. A center-tapped, center-grounded, 2:1, step-up transformer is required on these inputs, as shown in Figure A1 in the *Applications* section. Data and clock are recovered and output on RCLK and RPOS/RNEG or RDTA.

## TCLK - Transmit Clock, Pin 2.

The 1.544 MHz (or 2.048 MHz) transmit clock is input on this pin. TPOS/TNEG or TDATA are sampled on the falling edge of TCLK.

# **TDATA - Transmit Data, Pin 3. (Extended Hardware Mode)**

Transmitter NRZ input data which passes through the line code encoder, and is then driven on to the line through TTIP and TRING. TDATA is sampled on the falling edge of TCLK.

# TPOS, TNEG - Transmit Positive Data, Transmit Negative Data, Pins 3 and 4. (Hardware and Host Modes)

Inputs for clock and data to be transmitted. The signal is driven on to the line through TTIP and TRING. TPOS and TNEG are sampled on the falling edge of TCLK. A TPOS input causes a positive pulse to be transmitted, while a TNEG input causes a negative pulse to be transmitted.



# TTIP, TRING - Transmit Tip, Transmit Ring, Pins 13 and 16.

The AMI signal is driven to the line through these pins. The transmitter output is designed to drive a 25  $\Omega$  load between TTIP and TRING. A transformer is required as shown in Table A1.

#### Status

# AIS - Alarm Indication Signal, Pin 11. (Extended Hardware Mode)

AIS goes high when unframed all-ones condition (blue alarm) is detected, using the detection criteria of less than three zeros out of 2048 bit periods.

## **BPV- Bipolar Violation Strobe, Pin 6. (Extended Hardware Mode)**

BPV strobes high when a bipolar violation is detected in the received signal. B8ZS (or HDB3) zero substitutions are not flagged as bipolar violations if the B8ZS (or HDB3) decoder has been enabled.

# **DPM - Driver Performance Monitor, Pin 11. (Hardware and Host Modes)**

DPM goes high if no activity is detected on MTIP and MRING.


# LOS - Loss of Signal, Pin 12.


LOS goes high when 175 consecutive zeros have been received. LOS returns low when 3 ones are received within 32 bit periods with no more than 15 consecutive zeros. When in the loss of signal state RPOS/RNEG or RDATA are forced low, and ACLKI (if present) is output on RCLK via the jitter attenuator. If ACLKI is not present during LOS, RCLK is forced to the center frequency of the crystal oscillator.

# MTIP, MRING - Monitor Tip, Monitor Ring, Pins 17 and 18. (Hardware and Host Modes)

These pins are normally connected to TTIP and TRING and monitor the output of a line interface IC. If the INT pin in the host mode is used, and the monitor is not used, writing "clear DPM" to the serial interface will prevent an interrupt from the driver performance monitor.







28-pin PLCC

	28						
	MIL	LIMET	ERS	INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	4.20	4.45	4.57	0.165	0.175	0.180	
A1	2.29	2.79	3.04	0.090	0.110	0.120	
В	0.33	0.41	0.53	0.013 0.016 0.0		0.021	
D/E	12.32	12.45	12.57	0.485	0.490	0.495	
D1/E1	11.43	11.51	11.58	0.450 0.453 0.4		0.456	
D2/E2	9.91	10.41	10.92	0.390 0.410 0.4		0.430	
е	1.19	1.27	1.35	0.047	0.050	0.053	



#### **APPLICATIONS**




Figure A1. T1 Host Mode Configuration

Frequency	Crystal	Cable	LEN2/1/0	R3	R1 and R2
MHz	XTL	Ω		Ω	Ω
1.544 (T1)	6.176 MHz	100	0/1/1 - 1/1/1	not used	200
2.048 (E1)	8.192 MHz	120	0/0/0	not used	240
		75	0/0/0	4.4	150
			0/0/1	not used	

**Table A1. External Component Values** 

## Line Interface

Figures A1-A3 show typical T1 and E1 line interface application circuits. Table A1 shows the external components which are specific to each application. Figure A1 illustrates a T1 interface in the Host Mode. Figure A2 illustrates a 120  $\Omega$  E1 interface in the Hardware Mode. Figure A3 illustrates a 75  $\Omega$  E1 interface in the Extended Hardware Mode.

The 1:2 receiver transformer has a grounded center tap on the IC side. Resistors R1 and R2 between the RTIP and RRING pins to ground provide the termination for the receive line. The transmitter also uses a 1:2 transformer. A 0.47  $\mu$ F capacitor is required in series with the transmit transformer primary. This capacitor is needed to prevent any output stage imbalance from resulting in a DC current through the transformer primary. This current might saturate the transformer producing an output offset level shift.