

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









8-Mbit (1024 K × 8/512 K × 16) nvSRAM with Real Time Clock

Features

- 25 ns and 45 ns access times
- Internally organized as 1024 K × 8 (CY14B108K) or 512 K × 16 (CY14B108M)
- Hands off automatic STORE on power-down with only a small capacitor
- STORE to QuantumTrap nonvolatile elements is initiated by software, device pin, or AutoStore on power-down
- RECALL to SRAM initiated by software or power-up
- High reliability
- Infinite Read, Write, and RECALL cycles
- 1 million STORE cycles to QuantumTrap
- 20 year data retention
- Single 3 V +20%, -10% operation
- Data integrity of Cypress nonvolatile static RAM (nvSRAM) combined with full-featured real time clock (RTC)

- Watchdog timer
- Clock alarm with programmable interrupts
- Capacitor or battery backup for RTC
- Industrial temperature
- 44 and 54-pin thin small outline package (TSOP) Type II
- Pb-free and restriction of hazardous substances (RoHS) compliant

Functional Description

The Cypress CY14B108K/CY14B108M combines a 8-Mbit nonvolatile static RAM (nvSRAM) with a full featured RTC in a monolithic integrated circuit. The embedded nonvolatile elements incorporate QuantumTrap technology producing the world's most reliable nonvolatile memory. The SRAM is read and written infinite number of times, while independent nonvolatile data resides in the nonvolatile elements.


The RTC function provides an accurate clock with leap year tracking and a programmable, high accuracy oscillator. The alarm function is programmable for periodic minutes, hours, days, or months alarms. There is also a programmable watchdog timer for process control.

For a complete list of related documentation, click here.

Errata: AutoStore Disable feature does not work in the device. For more information, see Errata on page 33. Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability.



Logic Block Diagram [1, 2, 3]



- Address A₀-A₁₉ for × 8 configuration and Address A₀-A₁₈ for × 16 configuration.
 Data DQ₀-DQ₇ for × 8 configuration and Data DQ₀-DQ₁₅ for × 16 configuration.
 BHE and BLE are applicable for × 16 configuration only.



Contents


Pinouts	4
Pin Definitions	5
Device Operation	
SRAM Read	6
SRAM Write	6
AutoStore Operation	
Hardware STORE (HSB) Operation	6
Hardware RECALL (Power-Up)	7
Software STORE	
Software RECALL	
Preventing AutoStore	9
Data Protection	
Real Time Clock Operation	10
nvTime Operation	
Clock Operations	10
Reading the Clock	
Setting the Clock	10
Backup Power	
Stopping and Starting the Oscillator	
Calibrating the Clock	11
Alarm	11
Watchdog Timer	
Power Monitor	12
Interrupts	12
Flags Register	
RTC External Components	13
PCB Design Considerations for RTC	14
Layout requirements	14
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	
Data Retention and Endurance	20
Capacitance	20

Thermal Resistance	20
AC Test Loads	21
AC Test Conditions	21
RTC Characteristics	21
AC Switching Characteristics	22
Switching Waveforms	22
AutoStore/Power-Up RECALL	25
Switching Waveforms	
Software Controlled STORE and RECALL Cycle	26
Switching Waveforms	26
Hardware STORE Cycle	27
Switching Waveforms	
Truth Table For SRAM Operations	28
Ordering Information	
Ordering Code Definitions	29
Package Diagrams	
Acronyms	
Document Conventions	32
Units of Measure	32
Errata	
Part Numbers Affected	33
8Mb (1024 K × 8, 512 K × 16) nvSRAM	
Qualification Status	33
8Mb (1024 K × 8, 512 K × 16) nvSRAM	
Errata Summary	33
Document History Page	34
Sales, Solutions, and Legal Information	36
Worldwide Sales and Design Support	36
Products	
PSoC® Solutions	
Cypress Developer Community	36
Technical Support	



Pinouts

Figure 1. Pin Diagram - 44-pln and 54-pin TSOP II



Note

4. Address expansion for 16-Mbit. NC pin not connected to die.



Pin Definitions

Pin Name	I/O Type	Description
A ₀ -A ₁₉	Input	Address inputs. Used to select one of the 1,048,576 bytes of the nvSRAM for × 8 configuration.
A ₀ -A ₁₈		Address inputs. Used to select one of the 524,288 words of the nvSRAM for × 16 configuration.
DQ ₀ –DQ ₇	Input/Output	Bidirectional data I/O lines for × 8 configuration. Used as input or output lines depending on operation.
DQ ₀ –DQ ₁₅		Bidirectional data I/O lines for × 16 configuration. Used as input or output lines depending on operation.
NC	No connect	No connects. This pin is not connected to the die.
WE	Input	Write Enable input, Active LOW. When selected LOW, data on the I/O pins is written to the specific address location.
CE	Input	Chip Enable input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
ŌĒ	Input	Output Enable, Active LOW. The active LOW $\overline{\text{OE}}$ input enables the data output buffers during read cycles. Deasserting $\overline{\text{OE}}$ HIGH causes the I/O pins to tristate.
BHE	Input	Byte High Enable, Active LOW. Controls DQ ₁₅ –DQ ₈ .
BLE	Input	Byte Low Enable, Active LOW. Controls DQ ₇ –DQ ₀ .
X _{out} ^[5]	Output	Crystal connection. Drives crystal on start up.
X _{in} ^[5]	Input	Crystal connection. For 32.768 kHz crystal.
V _{RTCcap} ^[5]	Power supply	Capacitor supplied backup RTC supply voltage. Left unconnected if V _{RTCbat} is used.
V _{RTCbat} ^[5]	Power supply	Battery supplied Backup RTC supply voltage. Left unconnected if V _{RTCcap} is used.
INT ^[5]	Output	Interrupt output. Programmable to respond to the clock alarm, the watchdog timer, and the power monitor. Also programmable to either active HIGH (push or pull) or LOW (open drain).
V_{SS}	Ground	Ground for the device. Must be connected to ground of the system.
V _{CC}	Power supply	Power supply inputs to the device. 3.0 V +20%, –10%.
HSB	Input/Output	Hardware STORE Busy (HSB) Output: Indicates busy status of nvSRAM when LOW. After each Hardware and Software STORE operation, HSB is driven HIGH for a short time (t _{HHHD}) with standard output high current and then a weak internal pull-up resistor keeps this pin HIGH (external pull-up resistor connection optional). Input: Hardware STORE implemented by pulling this pin LOW externally.
V _{CAP}	Power supply	AutoStore capacitor. Supplies power to the nvSRAM during power loss to store data from SRAM to nonvolatile elements.

Note
5. Left unconnected if RTC feature is not used.



Device Operation

The CY14B108K/CY14B108M nvSRAM is made up of two functional components paired in the same physical cell. These are a SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to the SRAM (the RECALL operation). Using this unique architecture, all cells are stored and recalled in parallel. During the STORE and RECALL operations SRAM read and write operations are inhibited. The CY14B108K/CY14B108M supports infinite reads and writes similar to a typical SRAM. In addition, it provides infinite RECALL operations from the nonvolatile cells and up to 1 million STORE operations. See Truth Table For SRAM Operations on page 28 for a complete description of read and write modes.

SRAM Read

The <u>CY</u>14B108K/CY14B108M performs a read cycle when $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are LOW, and $\overline{\text{WE}}$ and $\overline{\text{HSB}}$ are HIGH. The address specified on pins A_{0-19} or A_{0-18} determines which of the 1,048,576 data bytes or <u>524,288</u> words of 16 bits each are accessed. Byte enables (BHE, BLE) determine which bytes are enabled to the output, in the case of 16-bit words. When the read is initiated by an address transition, the outputs are valid after a delay of t_{AA} (read cycle 1). If the read is initiated by $\overline{\text{CE}}$ or $\overline{\text{OE}}$, the outputs are valid at t_{ACE} or at t_{DOE} , whichever is later (read cycle 2). The data output repeatedly responds to address changes within the t_{AA} access time without the need for transitions on any control input <u>pins</u>. <u>This</u> remains valid until <u>ano</u>ther address change or until $\overline{\text{CE}}$ or $\overline{\text{OE}}$ is brought HIGH, or $\overline{\text{WE}}$ or $\overline{\text{HSB}}$ is brought LOW.

SRAM Write

A write cycle is performed when $\overline{\text{CE}}$ and $\overline{\text{WE}}$ are LOW and $\overline{\text{HSB}}$ is HIGH. The address inputs must be stable before entering the write cycle and must remain stable until $\overline{\text{CE}}$ or $\overline{\text{WE}}$ goes HIGH at the end of the cycle. The data on the common I/O pins DO_{0–15} are written into the memory if it is valid for t_{SD} time before the end of a $\overline{\text{WE}}$ controlled write or before the end of an $\overline{\text{CE}}$ controlled write. The Byte Enable inputs (BHE, BLE) determine which bytes are written, in the case of 16-bit words. Keep $\overline{\text{OE}}$ HIGH during the entire write cycle to avoid data bus contention on common I/O lines. If $\overline{\text{OE}}$ is left LOW, internal circuitry turns off the output buffers t_{HZWE} after $\overline{\text{WE}}$ goes LOW.

AutoStore Operation

The CY14B108K/CY14B108M stores data to the nvSRAM using one of three storage operations. The<u>se</u> three operations are: Hardware STORE, activated by the HSB; Software STORE, activated by an address sequence; AutoStore, on device power-down. The AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14B108K/CY14B108M.

During a normal operation, the device draws current from V_{CC} to charge a capacitor connected to the V_{CAP} pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the V_{CC} pin drops below V_{SWITCH} , the part

automatically disconnects the V_{CAP} pin from V_{CC} . A STORE operation is initiated with power provided by the V_{CAP} capacitor.

Note If the capacitor is not connected to V_{CAP} pin, AutoStore must be disabled using the soft sequence specified in Preventing AutoStore on page 9. In case AutoStore is enabled without a capacitor on V_{CAP} pin, the device attempts an AutoStore operation without sufficient charge to complete the Store. This corrupts the data stored in nvSRAM.




Figure 2 shows the proper connection of the storage capacitor (V_{CAP}) for automatic STORE operation. Refer to DC Electrical Characteristics on page 19 for the size of the V_{CAP} . The voltage on the V_{CAP} pin is driven to V_{CC} by a regulator on the chip. A pull-up should be placed on WE to hold it inactive during power-up. This pull-up is effective only if the WE signal is tristate during power-up. Many MPUs tristate their controls on power-up. This should be verified when using the pull-up. When the nvSRAM comes out of power-on-RECALL, the MPU must be active or the WE held inactive until the MPU comes out of reset.

To reduce unnecessary nonvolatile STOREs, AutoStore, and Hardware STORE operations are ignored unless at least one write operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a write operation has taken place.

Hardware STORE (HSB) Operation

The CY14B108K/CY14B108M provides the HSB pin to control and acknowledge the STORE operations. The HSB pin is used to request a Hardware STORE cycle. When the HSB pin is driven LOW, the CY14B108K/CY14B108M conditionally initiates a STORE operation after t_{DELAY} . An actual STORE cycle begins only if a write to the SRAM has taken place since the last STORE or RECALL cycle. The HSB pin also acts as an open drain driver (internal 100 k Ω weak pull-up resistor) that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.

Note After each Hardware and Software STORE operation $\overline{\text{HSB}}$ is driven HIGH for a short time (t_{HHHD}) with standard output high current and then remains HIGH by internal 100 k Ω pull-up resistor.

SRAM write operations that are in progress when HSB is driven LOW by any means are given time (t_{DELAY}) to complete before



the STORE operation <u>is initiated</u>. However, any SRAM <u>write</u> cycles requested after HSB goes LOW are in<u>hibited</u> until HSB returns HIGH. In case the write latch is not set, HSB is not driven LOW by the CY14B108K/CY14B108M. But any SRAM read and write cycles are inhibited until HSB is returned HIGH by MPU or other external source.

During any STORE operation, regardless of how it is initiated, the CY14B108K/CY14B108M continues to drive the HSB pin LOW, releasing it only when the STORE is complete. Upon completion of the STORE operation, the nvSRAM memory access is inhibited for t_{LZHSB} time after HSB pin returns HIGH. Leave the HSB unconnected if it is not used.

Hardware RECALL (Power-Up)

During power-up or after any low power condition (V_{CC} < V_{SWITCH}), an internal RECALL request is latched. When V_{CC} again exceeds the V_{SWITCH} on powerup, a RECALL cycle is automatically initiated and takes $t_{HRECALL}$ to complete. During this time, the HSB pin is driven LOW by the HSB driver and all reads and writes to nySRAM are inhibited.

Software STORE

Data is transferred from the SRAM to the nonvolatile memory by a software address sequence. The CY14B108K/CY14B108M Software STORE cycle is initiated by executing sequential CE or OE controlled read cycles from six specific address locations in exact order. During the STORE cycle, an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. After a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of reads from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence, or the sequence is aborted and no STORE or RECALL takes place.

To initiate the Software STORE cycle, the following read sequence must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x8FC0 Initiate STORE cycle

The software sequence may be clocked with CE controlled reads or OE controlled reads, with WE kept HIGH for all the six READ sequences. After the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. HSB is driven LOW. After the t_{STORE} cycle time is fulfilled, the SRAM is activated again for the read and write operation.

Software RECALL

Data is transferred from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of read operations in a manner similar to the Software STORE initiation. To initiate the RECALL cycle, perform the following sequence of CE or OE controlled read operations:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x4C63 Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared; then, the nonvolatile information is transferred into the SRAM cells. After the t_{RECALL} cycle time, the SRAM is again ready for read and write operations. The RECALL operation does not alter the data in the nonvolatile elements.



Table 1. Mode Selection

CE	WE	OE	BHE, BLE ^[6]	A_{15} – A_0 ^[7]	Mode	I/O	Power
Н	X	Х	Х	Х	Not selected	Output High Z	Standby
L	Н	L	L	Х	Read SRAM	Output data	Active
L	L	Х	L	Х	Write SRAM	Input data	Active
L	Н	L	Х	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output data	Active ^[8]
L	Н	L	Х	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output data	Active ^[8]
L	Н	L	Х	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE	Output data Output data Output data Output data Output data Output data Output High Z	Active I _{CC2} ^[8]
L	Н	L	Х	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL	Output data Output data Output data Output data Output data Output data Output High Z	Active ^[8]

Errata: AutoStore Disable feature does not work in the device. For more information, see Errata on page 33.

- Notes
 6. BHE and BLE are applicable for × 16 configuration only.
 7. While there are 20 address lines on the CY14B108K (19 address lines on the CY14B108M), only the 13 address lines (A₁₄–A₂) are used to control software modes. The remaining address lines are don't care.
 8. The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.

- Notes

 9. BHE and BLE are applicable for × 16 configuration only.

 10. While there are 20 address lines on the CY14B108K (19 address lines on the CY14B108M), only the 13 address lines (A₁₄-A₂) are used to control software modes. Rest of the address lines are don't care.

 14. The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.



Preventing AutoStore

The AutoStore function is disabled by initiating an AutoStore disable sequence. A sequence of read operations is performed in a manner similar to the Software STORE initiation. To initiate the AutoStore disable sequence, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x8B45 AutoStore Disable

Note Errata: AutoStore Disable feature does not work in the device. For more information, see Errata on page 33.

AutoStore is re-enabled by initiating an AutoStore enable sequence. A sequence of read operations is performed in a manner similar to the software RECALL initiation. To initiate the AutoStore enable sequence, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x4B46 AutoStore Enable

If the AutoStore function is disabled or re-enabled, a manual STORE operation (hardware or software) must be issued to save the AutoStore state through subsequent power-down cycles. The part comes from the factory with AutoStore enabled and 0x00 written in all cells.

Data Protection

The CY14B108K/CY14B108M protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and write operations. The low voltage condition is detected when V_{CC} is less than V_{SWITCH} If the CY14B108K/CY14B108M is in a write mode (both CE and WE are LOW) at power-up, after a RECALL or STORE, the write is inhibited until the SRAM is enabled after t_{LZHSB} (HSB to output active). This protects against inadvertent writes during power-up or brown out conditions.



Real Time Clock Operation

nvTime Operation

The CY14B108K/CY14B108M offers internal registers that contain clock, alarm, watchdog, interrupt, and control functions. RTC registers use the last 16 address locations of the SRAM. Internal double buffering of the clock and timer information registers prevents accessing transitional internal clock data during a read or write operation. Double buffering also circumvents disrupting normal timing counts or the clock accuracy of the internal clock when accessing clock data. Clock and alarm registers store data in BCD format.

RTC functionality is described with respect to CY14B108K in the following sections. The same description applies to CY14B108M, except for the RTC register addresses. The RTC register addresses for CY14B108K range from 0xFFFF0 to 0xFFFFF, while those for CY14B108M range from 0x7FFF0 to 0x7FFFF. Refer to Table 3 on page 15 and Table 4 on page 16 for a detailed Register Map description.

Clock Operations

The clock registers maintain time up to 9,999 years in one-second increments. The time can be set to any calendar time and the clock automatically keeps track of days of the week and month, leap years, and century transitions. There are eight registers dedicated to the clock functions, which are used to set time with a write cycle and to read time with a read cycle. These registers contain the time of day in BCD format. Bits defined as '0' are currently not used and are reserved for future use by Cypress.

Reading the Clock

The double buffered RTC register structure reduces the chance of reading incorrect data from the clock. Internal updates to the CY14B108K time keeping registers are stopped when the read bit 'R' (in the Flags register at 0xFFFF0) is set to '1' before reading clock data to prevent reading of data in transition. Stopping the register updates does not affect clock accuracy.

When a read sequence of RTC device is initiated, the update of the user timekeeping registers stops and does not restart until a '0' is written to the read bit 'R' (in the Flags register at 0xFFFF0). After the end of read sequence, all the RTC registers are simultaneously updated within 20 ms.

Setting the Clock

A write access to the RTC device stops updates to the time keeping registers and enables the time to be set when the write bit 'W' (in the Flags register at 0xFFFF0) is set to '1'. The correct day, date, and time is then written into the registers and must be in 24 hour BCD format. The time written is referred to as the "Base Time". This value is stored in nonvolatile registers and used in the calculation of the current time. When the write bit 'W' is cleared by writing '0' to it, the values of timekeeping registers are transferred to the actual clock counters after which the clock resumes normal operation.

If the time written to the timekeeping registers is not in the correct BCD format, each invalid nibble of the RTC registers continue counting to 0xF before rolling over to 0x0 after which RTC resumes normal operation.

Note After 'W' bit is set to '0', values written into the timekeeping, alarm, calibration, and interrupt registers are transferred to the RTC time keeping counters in t_{RTCp} time. These counter values

must be saved to nonvolatile memory either by initiating a Software/Hardware STORE or AutoStore operation. While working in AutoStore disabled mode, perform a STORE operation after t_{RTCp} time while writing into the RTC registers for the modifications to be correctly recorded.

Backup Power

The RTC in the CY14B108K is intended for permanently powered operation. The V_{RTCcap} or V_{RTCbat} pin is connected depending on whether a capacitor or battery is chosen for the application. When the primary power, V_{CC} , fails and drops below V_{SWITCH} the device switches to the backup power supply.

The clock oscillator uses very little current, which maximizes the backup time available from the backup source. Regardless of the clock operation with the primary source removed, the data stored in the nvSRAM is secure, having been stored in the nonvolatile elements when power was lost.

During backup operation, the CY14B108K consumes a $0.35~\mu A$ (Typ) at room temperature. The user must choose capacitor or battery values according to the application.

Note: If a battery is applied to V_{RTCbat} pin prior to V_{CC} , the chip will draw high I_{BAK} current. This occurs even if the oscillator is disabled. In order to maximize battery life, V_{CC} must be applied before a battery is applied to V_{RTCbat} pin.

Backup time values based on maximum current specifications are shown in the following Table 2. Nominal backup times are approximately two times longer.

Table 2. RTC Backup Time

Capacitor Value	Backup Time
0.1 F	72 hours
0.47 F	14 days
1.0 F	30 days

Using a capacitor has the obvious advantage of recharging the backup source each time the system is powered up. If a battery is used, a 3 V lithium is recommended and the CY14B108K sources current only from the battery when the primary power is removed. However, the battery is not recharged at any time by the CY14B108K. The battery capacity must be chosen for total anticipated cumulative down time required over the life of the system.

Stopping and Starting the Oscillator

The OSCEN bit in the calibration register at 0xFFFF8 controls the enable and disable of the oscillator. This bit is nonvolatile and is shipped to customers in the "enabled" (set to '0') state. To preserve the battery life when the system is in storage, OSCEN must be set to '1'. This turns off the oscillator circuit, extending the battery life. If the OSCEN bit goes from disabled to enabled, it takes approximately one second (two seconds maximum) for the oscillator to start.

While system power is off, if the voltage on the backup supply (V_{RTCcap} or V_{RTCbat}) falls below their respective minimum level, the oscillator may fail. The CY14B108K has the ability to detect oscillator failure when system power is restored. This is recorded in the Oscillator Fail Flag (OSCF) of the Flags register at the address 0xFFFF0. When the device is powered on (V_{CC} goes above V_{SWITCH}) the OSCEN bit is checked for the 'enabled' status. If the OSCEN bit is enabled and the oscillator is not active



within the first 5 ms, the OSCF bit is set to '1'. The system must check for this condition and then write '0' to clear the flag.

Note that in addition to setting the OSCF flag bit, the time registers are reset to the 'Base Time', which is the value last written to the timekeeping registers. The control or calibration registers and the OSCEN bit are not affected by the 'oscillator failed' condition.

The value of OSCF must be reset to '0' when the time registers are written for the first time. This initializes the state of this bit which may have become set when the system was first powered on.

To reset OSCF, set the write bit 'W' (in the Flags register at 0xFFFF0) to a '1' to enable writes to the Flags register. Write a '0' to the OSCF bit and then reset the write bit to '0' to disable writes.

Calibrating the Clock

The RTC is driven by a quartz controlled crystal with a nominal frequency of 32.768 kHz. Clock accuracy depends on the quality of the crystal and calibration. The crystals available in market typically have an error of ± 20 ppm to ± 35 ppm. However, CY14B108K employs a calibration circuit that improves the accuracy to $\pm 1/-2$ ppm at 25 °C. This implies an error of ± 2.5 seconds to ± 3 0 seconds per month.

The calibration circuit adds or subtracts counts from the oscillator divider circuit to achieve this accuracy. The number of pulses that are suppressed (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five calibration bits found in Calibration register at 0xFFFF8. The calibration bits occupy the five lower order bits in the Calibration register. These bits are set to represent any value between '0' and 31 in binary form. Bit D5 is a sign bit, where a '1' indicates positive calibration and a '0' indicates negative calibration. Adding counts speeds the clock up and subtracting counts slows the clock down. If a binary '1' is loaded into the register, it corresponds to an adjustment of 4.068 or –2.034 ppm offset in oscillator error, depending on the sign.

Calibration occurs within a 64-minute cycle. The first 62 minutes in the cycle may, once every minute, have one second shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first two minutes of the 64-minute cycle are modified. If a binary 6 is loaded, the first 12 are affected, and so on. Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is, 4.068 or –2.034 ppm of adjustment per calibration step in the Calibration register.

To determine the required calibration, the CAL bit in the Flags register (0xFFFF0) must be set to '1'. This causes the INT pin to toggle at a nominal frequency of 512 Hz. Any deviation measured from the 512 Hz indicates the degree and direction of the required correction. For example, a reading of 512.01024 Hz indicates a +20 ppm error. Hence, a decimal value of -10 (001010b) must be loaded into the Calibration register to offset this error

Note Setting or changing the Calibration register does not affect the test output frequency.

To set or clear CAL, set the write bit 'W' (in the Flags register at 0xFFFF0) to '1' to enable writes to the Flags register. Write a value to CAL, and then reset the write bit to '0' to disable writes.

Alarm

The alarm function compares user programmed values of alarm time and date (stored in the registers 0xFFFF1-5) with the corresponding time of day and date values. When a match occurs, the alarm internal flag (AF) is set and an interrupt is generated on INT pin if Alarm Interrupt Enable (AIE) bit is set.

There are four alarm match fields – date, hours, minutes, and seconds. Each of these fields has a match bit that is used to determine if the field is used in the alarm match logic. Setting the match bit to '0' indicates that the corresponding field is used in the match process. Depending on the match bits, the alarm occurs as specifically as once a month or as frequently as once every minute. Selecting none of the match bits (all 1s) indicates that no match is required and therefore, alarm is disabled. Selecting all match bits (all 0s) causes an exact time and date match.

There are two ways to detect an alarm event: by reading the AF flag or monitoring the INT pin. The AF flag in the Flags register at 0xFFFF0 indicates that a date or time match has occurred. The AF bit is set to '1' when a match occurs. Reading the Flags register clears the alarm flag bit (and all others). A hardware interrupt pin may also be used to detect an alarm event.

To set, clear or enable an alarm, set the 'W' bit (in Flags Register – 0xFFFF0) to '1' to enable writes to Alarm Registers. After writing the alarm value, clear the 'W' bit back to '0' for the changes to take effect.

Note CY14B108K requires the alarm match bit for seconds (bit 'D7' in Alarm-Seconds register 0xFFFF2) to be set to '0' for proper operation of Alarm Flag and Interrupt.

Watchdog Timer

The watchdog timer is a free running down counter that uses the 32 Hz clock (31.25 ms) derived from the crystal oscillator. The oscillator must be running for the watchdog to function. It begins counting down from the value loaded in the watchdog timer register.

The timer consists of a loadable register and a free running counter. On power-up, the watchdog time out value in register 0xFFFF7 is loaded into the counter load register. Counting begins on power-up and restarts from the loadable value any time the watchdog strobe (WDS) bit is set to '1'. The counter is compared to the terminal value of '0'. If the counter reaches this value, it causes an internal flag and an optional interrupt output. You can prevent the time out interrupt by setting WDS bit to '1' prior to the counter reaching '0'. This causes the counter to reload with the watchdog time out value and to be restarted. As long as the user sets the WDS bit prior to the counter reaching the terminal value, the interrupt and WDT flag never occur.


New time out values are written by setting the watchdog write bit to '0'. When the WDW is '0', new writes to the watchdog time out value bits D5-D0 are enabled to modify the time out value. When WDW is '1', writes to bits D5-D0 are ignored. The WDW function enables a user to set the WDS bit without concern that the watchdog timer value is modified. A logical diagram of the watchdog timer is shown in Figure 3. Note that setting the watchdog time out value to '0' disables the watchdog function.

The output of the watchdog timer is the flag bit WDF that is set if the watchdog is allowed to time out. If the watchdog interrupt enable (WIE) bit in the interrupt register is set, a hardware interrupt on INT pin is also generated on watchdog timeout. The



flag and the hardware interrupt are both cleared when user reads the flags registers.

Figure 3. Watchdog Timer Block Diagram



Power Monitor

The CY14B108K provides a power management scheme with power fail interrupt capability. It also controls the internal switch to backup power for the clock and protects the memory from low V_{CC} access. The power monitor is based on an internal band gap reference circuit that compares the V_{CC} voltage to V_{SWITCH} threshold.

As described in the section AutoStore Operation on page 6, when V_{SWITCH} is reached as V_{CC} decays from power loss, a data STORE operation is initiated from SRAM to the nonvolatile elements, securing the last SRAM data state. Power is also switched from V_{CC} to the backup supply (battery or capacitor) to operate the RTC oscillator.

When operating from the backup source, read and write operations to nvSRAM are inhibited and the RTC functions are not available to the user. The RTC clock continues to operate in the background. The updated RTC time keeping registers data are available to the user after $\rm V_{CC}$ is restored to the device (see AutoStore/Power-Up RECALL on page 25).

Interrupts

The CY14B108K has flags register, interrupt register, and interrupt logic that can signal interrupt to the microcontroller. There are three potential sources for interrupt: watchdog timer, power monitor, and alarm timer. Each of these can be individually enabled to drive the INT pin by appropriate setting in the Interrupt register (0xFFFF6). In addition, each has an associated flag bit in the flags register (0xFFFF0) that the host processor uses to determine the cause of the interrupt. The INT pin driver has two bits that specify its behavior when an interrupt occurs.

An interrupt is raised only if both a flag is raised by one of the three sources and the respective interrupt enable bit in interrupts register is enabled (set to '1'). After an interrupt source is active, two programmable bits, H/L and P/L, determine the behavior of the output pin driver on INT pin. These two bits are located in the interrupt register and can be used to drive level or pulse mode output from the INT pin. In pulse mode, the pulse width is internally fixed at approximately 200 ms. This mode is intended to reset a host microcontroller. In the level mode, the pin goes to its active polarity until the flags register is read by the user. This

mode is used as an interrupt to a host microcontroller. The control bits are summarized in the following section.

Interrupts are only generated while working on normal power and are not triggered when system is running in backup power mode.

Note CY14B108K generates valid interrupts only after the Power-up RECALL sequence is completed. All events on INT pin must be ignored for t_{HRECALL} duration after powerup.

Interrupt Register

Watchdog Interrupt Enable (WIE). When set to '1', the watchdog timer drives the INT pin and an internal flag when a watchdog time out occurs. When WIE is set to '0', the watchdog timer only affects the WDF flag in flags register.

Alarm Interrupt Enable (AIE). When set to '1', the alarm match drives the INT pin and an internal flag. When AIE is set to '0', the alarm match only affects the AF flags register.

Power Fail Interrupt Enable (PFE). When set to '1', the power fail monitor drives the pin and an internal flag. When PFE is set to '0', the power fail monitor only affects the PF flag in flags register.

High/Low (H/L). When set to a '1', the INT pin is active HIGH and the driver mode is push pull. The INT pin drives HIGH only when V_{CC} is greater than V_{SWITCH} . When set to a '0', the INT pin is active LOW and the drive mode is open drain. The INT pin must be pulled up to Vcc by a 10 k resistor while using the interrupt in active LOW mode.

Pulse/Level (P/L). When set to a '1' and an interrupt occurs, the INT pin is driven for approximately 200 ms. When P/L is set to a '0', the INT pin is driven HIGH or LOW (determined by H/L) until the flags register is read.

When an enabled interrupt source activates the INT pin, an external host reads the flags registers to determine the cause. Remember that all flags are cleared when the register is read. If the INT pin is programmed for Level mode, then the condition clears and the INT pin returns to its inactive state. If the pin is programmed for pulse mode, then reading the flag also clears the flag and the pin. The pulse does not complete its specified duration if the flags register is read. If the INT pin is used as a host reset, the flags register is not read during a reset.

Flags Register

The flags register has three flag bits: WDF, AF, and PF, which can be used to generate an interrupt. These flags are set by the watchdog timeout, alarm match, or power fail monitor respectively. The processor can either poll this register or enable interrupts when a flag is set. These flags are automatically reset when the register is read. The flags register is automatically loaded with the value 0x00 on power-up (except for the OSCF bit. See Stopping and Starting the Oscillator on page 10).



WDF Watchdog Timer WIE P/L PF Power Pin Monitor INT PFE Driver VINT H/L AF Clock Alarm AIE

Figure 4. Interrupt Block Diagram

WDF - Watchdog Timer Flag WIE - Watchdog Interrupt

Enable

PF - Power Fail Flag PFE - Power Fail Enable

AF - Alarm Flag


AIE - Alarm Interrupt Enable

P/L - Pulse Level H/L - High/Low

RTC External Components

The RTC requires connecting an external 32.768 kHz crystal and C_1 , C_2 load capacitance as shown in the Figure 5. The figure shows the recommnded RTC external component values. The load capacitances C_1 and C_2 are inclusive of parasitic of the printed circuit board (PCB). The PCB parasitic includes the capacitance due to land pattern of crystal pads/pins, X_{in}/X_{out} pads and copper traces connecting crystal and device pins.

Figure 5. RTC Recommended Component Configuration [12]



Recommended Values

Y₁ = 32.768 KHz (12.5 pF)

 $C_1 = 12 pF$

 $C_2 = 69 \text{ pF}$

Note: The recommended values for C1 and C2 include board trace capacitance.

Note

12. For nonvolatile static random access memory (nvSRAM) real time clock (RTC) design guidelines and best practices, see application note AN61546.



PCB Design Considerations for RTC

RTC crystal oscillator is a low current circuit with high impedance nodes on their crystal pins. Due to lower timekeeping current of RTC, the crystal connections are very sensitive to noise on the board. Hence it is necessary to isolate the RTC circuit from other signals on the board.

It is also critical to minimize the stray capacitance on the PCB. Stray capacitances add to the overall crystal load capacitance and therefore cause oscillation frequency errors. Proper bypassing and careful layout are required to achieve the optimum RTC performance.

Layout requirements

The board layout must adhere to (but not limited to) the following guidelines during routing RTC circuitry. Following these guidelines help you achieve optimum performance from the RTC design.

It is important to place the crystal as close as possible to the X_{in} and X_{out} pins. Keep the trace lengths between the crystal and RTC equal in length and as short as possible to reduce the probability of noise coupling by reducing the length of the antenna.

- Keep X_{in} and X_{out} trace width lesser than 8 mils. Wider trace width leads to larger trace capacitance. The larger these bond pads and traces are, the more likely it is that noise can couple from adjacent signals.
- Shield the X_{in} and X_{out} signals by providing a guard ring around the crystal circuitry. This guard ring prevents noise coupling from neighboring signals.
- Take care while routing any other high speed signal in the vicinity of RTC traces. The more the crystal is isolated from other signals on the board, the less likely it is that noise is coupled into the crystal. Maintain a minimum of 200 mil separation between the X_{in}, X_{out} traces and any other high speed signal on the board.
- No signals should run underneath crystal components on the same PCB layer.
- Create an isolated solid copper plane on adjacent PCB layer and underneath the crystal circuitry to prevent unwanted noise coupled from traces routed on the other signal layers of the PCB. The local plane should be separated by at least 40 mils from the neighboring plane on the same PCB layer. The solid plane should be in the vicinity of RTC components only and its perimeter should be kept equal to the guard ring perimeter. Figure 6 shows the recommended layout for RTC circuit.

Figure 6. Recommended Layout for RTC






Table 3. RTC Register Map [13]

Reg	ister		BCD Format Data [14]							
CY14B108K	CY14B108M	D7	D6	D5	D4	D3 D2 D1 D0		Function/Range		
0xFFFFF	0x7FFFF		10s years				Yea	rs		Years: 00-99
0xFFFFE	0x7FFFE	0	0	0	10s months		Mont	ths		Months: 01–12
0xFFFFD	0x7FFFD	0	0	10s day	of month		Day of r	nonth		Day of month: 01–31
0xFFFFC	0x7FFFC	0	0	0	0	0	Da	y of wee	ek	Day of week: 01-07
0xFFFFB	0x7FFFB	0	0	10s	hours		Hou	rs		Hours: 00-23
0xFFFFA	0x7FFFA	0		10s minute	S		Minu	tes		Minutes: 00–59
0xFFFF9	0x7FFF9	0	1	l0s second	s		Seco	nds		Seconds: 00–59
0xFFFF8	0x7FFF8	OSCEN (0)	0	Cal sign (0)		Calibr	ation (0000	00)		Calibration values [15]
0xFFFF7	0x7FFF7	WDS (0)	WDW (0)		1	WDT (00	0000)			Watchdog ^[15]
0xFFFF6	0x7FFF6	WIE (0)	AIE (0)	PFE (0)	0	H/L (1)	P/L (0)	0	0	Interrupts [15]
0xFFFF5	0x7FFF5	M (1)	0	10s ala	10s alarm date		Alarm	day		Alarm, day of month: 01–31
0xFFFF4	0x7FFF4	M (1)	0	10s alaı	rm hours		Alarm h	nours		Alarm, hours: 00-23
0xFFFF3	0x7FFF3	M (1)	10s	alarm min	utes	utes Alarm minutes			Alarm, minutes: 00–59	
0xFFFF2	0x7FFF2	M (1)	10s	alarm seco	n seconds Alarm, seconds			Alarm, seconds: 00–59		
0xFFFF1	0x7FFF1		10s ce	enturies			Centu	ries		Centuries: 00–99
0xFFFF0	0x7FFF0	WDF	AF	PF	OSCF ^[16]	0	CAL (0)	W (0)	R (0)	Flags [15]

^{13.} Upper Byte D₁₅-D₈ (CY14B108M) of RTC registers are reserved for future use.
14. () designates values shipped from the factory.
15. This is a binary value, not a BCD value.

^{16.} When the user resets OSCF flag bit, the flags register will be updated after t_{RTCp} time.



Table 4. Register Map Detail

Reg	ister				Dosor	intion			
CY14B108K	CY14B108M	- Description							
OVEEEE	075555				Time Keep	ing - Years			
0xFFFFF	0x7FFFF	D7	D6	D5	D4	D3	D2	D1	D0
			10s	years	•		Ye	ears	
		upper nibb		BCD digits or contains the s 0–99.					
					Time Keepii	ng - Months	;		
0xFFFFE	0x7FFFE	D7	D6	D5	D4	D3	D2	D1	D0
		0	0	0	10s month		Mo	onths	
	T	from 0 to 9		s of the month le (one bit) o	ontains the u	pper digit ar			
0xFFFFD	0x7FFFD				Time Keep				
		D7	D6	D5	D4	D3	D2	D1	D0
		0	0	10s day	of month			of month	
	I	and opera	tes from 0 to	9; upper nib ster is 1–31. I	ble (two bits)	contains the re automatic	e 10s digit ai	nd operates	
0xFFFFC	0x7FFFC	D7	D6	D5	D4	D3	D2	D1	D0
		0	0	0	0	0	D2	Day of wee	
		a ring coul	nter that cou	s) contains a nts from 1 to y is not integ	7 then return:	s to 1. The u		eek. Day of	the week i
0xFFFFB	0x7FFFB				Time Keep	ing - Hours			
UXFFFFB	UX/FFFB	D7	D6	D5	D4	D3	D2	D1	D0
	•	0	0	10s	hours		H	ours	
		digit and o	perates from	ie of hours in 0 to 9; uppe ne register is	r nibble (two				
0xFFFFA	0x7FFFA				Time Keepir	ng - Minutes	3		
VALLETA	OX/IIIA	D7	D6	D5	D4	D3	D2	D1	D0
		0		10s minutes	3		Mir	nutes	
		from 0 to 9	he BCD valu); upper nibb for the regis	e of minutes. ble (three bits ster is 0–59.	Lower nibble) contains the	e (four bits) c e upper minu	ontains the utes digit an	lower digit a d operates f	nd operate rom 0 to 5
Oveeeeo	0.75550			•	Time Keepin	g - Second	s		
0xFFFF9	0x7FFF9	D7	D6	D5	D4	D3	D2	D1	D0
	1	0		10s seconds	3	1	Sec	conds	
		from 0 to 9		e of seconds le (three bits) 59.					



Table 4. Register Map Detail (continued)

Reg	ister				Door	ntion			
CY14B108K	CY14B108M				Descri	ption			
0.455550	075550				Calibration	n/Control			
0xFFFF8	0x7FFF8	D7	D6	D5	D4	D3	D2	D1	D0
		OSCEN	0	Calibration sign			Calibration	l	l
OSC	CEN			en set to 1, the saves batter				, the oscilla	tor runs.
Calibrat	ion Sign	Determine the time-ba		ation adjustm	ent is applied	as an addit	ion (1) to or a	as a subtrac	tion (0) fron
Calib	ration	These five	bits control	the calibratio	n of the clock				
0xFFFF7	0x7FFF7				WatchDo	g Timer			
UXFFFF7	UX/FFF/	D7	D6	D5	D4	D3	D2	D1	D0
		WDS	WDW			WE	T		
WI	DS	'0' has no	effect. The b	ing this bit to bit is cleared a t always retur	automatically				
WI	OW	(D5–D0). T Setting this	This allows the bit to 0 allo	e. Setting this ne user to set lows bits D5–C s function is e	the watchdog 0 to be writte	g strobe bit we on to the wa	vithout distu tchdog regis	rbing the tin ster when th	neout value e next write
W	DT	Watchdog timeout selection. The watchdog timer interval is selected by the 6-bit value in this register. It represents a multiplier of the 32 Hz count (31.25 ms). The range of timeout value is 31.25 ms (a setting of 1) to 2 seconds (setting of 3 Fh). Setting the watchdog timer register to '0' disables the timer. These bits can be written only if the WDW bit was set to 0 on a previous cycle.							
					nterrupt Sta	tus/Contro			
0xFFFF6	0x7FFF6	D7	D6	D5	D4	D3	D2	D1	D0
		WIE	AIE	PFE	0	H/L	P/L	0	0
W	ΊΕ	Watchdog interrupt enable. When set to '1' and a watchdog timeout occurs, the watchdog timer drives the INT pin and the WDF flag. When set to '0', the watchdog timeout affects only the WDF flag.							
Α	IE			When set to			s the INT pir	n and the AF	flag. Whe
Pi	E	Power fail enable. When set to '1', the power fail monitor drives the INT pin and the PF flag. When set to '0', the power fail monitor affects only the PF flag.							
()	Reserved for future use							
Н	/L	High/Low. When set to '1', the INT pin is driven active HIGH. When set to '0', the INT pin is open drain, active LOW.							
P	/L	for approx		to '1', the INT ms. When se is read.					
0xFFFF5	0x7FFF5				Alarm				
	02	D7	D6	D5	D4	D3	D2	D1	D0
		М	0		rm date			n date	
		Contains the alarm value for the date of the month and the mask bit to select or deselect the date value.							
N	Л			s set to '0', the uit to ignore th			e alarm mat	ch. Setting	this bit to '1



Table 4. Register Map Detail (continued)

Register CV14B108M		Description								
CY14B108K	CY14B108M	Alarm - Hours								
0xFFFF4	0x7FFF4									
		D7	D6	D5	D4	D3	D2	D1	D0	
		M	0		m hours			n hours		
				ue for the ho						
ŗ	М			set to '0', the uit to ignore th			e alarm ma	tch. Setting t	his bit to "	
				<u> </u>	Alarm - N					
0xFFFF3	0x7FFF3	D7	D6	D5	D4	D3	D2	D1	D0	
		М	1()s alarm minu	tes		Alarm	minutes		
		Contains t	he alarm val	ue for the min	utes and the	mask bit to s	select or des	select the mi	nutes valu	
N	M	Match. Wh	en this bit is	set to '0', the	minutes valu	ie is used ir	the alarm r	match. Settin	g this bit t	
				ircuit to ignor					· ·	
0xFFFF2	0x7FFF2				Alarm - S	econds				
0211112	OXITTIE	D7	D6	D5	D4	D3	D2	D1	D0	
		М	10	s alarm seco	nds		Alarm	seconds		
		Contains t	ne alarm valı	ue for the seco	onds and the r	mask bit to s	elect or des	elect the sec	onds' valu	
N	M	Match. When this bit is set to '0', the seconds value is used in the alarm match. Setting this bit to								
	T	'1' causes the match circuit to ignore the seconds value. Time Keeping - Centuries								
0xFFFF1	0x7FFF1	D7	Do					D4		
		D7	D6	D5 centuries	D4	D3	D2	D1 Ituries	D0	
	T	to 9; uppe 0-99 centu	r nibble cont iries.	ains the uppe	r digit and op		0 to 9. The	range for the	e register	
					Γιαί	ys				
0xFFFF0	0x7FFF0	D7	D6	D5	D4	D3	מח	D1	חח	
0xFFFF0	0x7FFF0	D7 WDF	D6	D5	D4 OSCE	D3	D2	D1 W	D0	
		WDF	AF	PF	OSCF	0	CAL	W	R	
	0x7FFF0 DF	WDF Watchdog	AF timer flag. T		OSCF bit is set to '1	0 I' when the	CAL watchdog ti	W mer is allowe	R ed to reac	
W		WDF Watchdog 0 without b	AF timer flag. T being reset b	PF This read only y the user. It is only bit is set	OSCF bit is set to '6's cleared to '6' to '1' when the	0 I' when the D' when the e time and o	CAL watchdog ti flags registe date match	W mer is allower is read or of	R ed to reac on power-u	
W	DF NF	WDF Watchdog 0 without the Alarm flag alarm regis	AF timer flag. T peing reset b . This read of sters with the	PF This read only by the user. It is only bit is set to match bits =	OSCF bit is set to '' s cleared to '(to '1' when the 0. It is cleared	0 I' when the or the time and or the time and or the time the file.	CAL watchdog ti flags registe date match to lags registe	W mer is allower is read or of the values start is read or o	R ed to reaction power-u tored in the	
W	DF	WDF Watchdog 0 without the Alarm flag alarm regis	AF timer flag. T being reset b . This read c sters with the flag. This re	PF This read only y the user. It is only bit is set to match bits = ad only bit is	OSCF bit is set to '7' s cleared to '(1') when the O. It is cleared set to '1' when	0 I' when the or when the end or when the fall or power fall	CAL watchdog ti flags registe date match to lags registe s below the	W mer is allower is read or of the values start is read or of power fail the	R ed to reaction power-u tored in the	
W A P	DF NF	WDF Watchdog 0 without the state of the stat	AF timer flag. Toeing reset but. This read contents with the flag. This ret is cleared.	PF This read only y the user. It is only bit is set to match bits = ad only bit is to '0' when the	OSCF bit is set to 'a's cleared to '0' when th 0. It is cleared set to '1' whee e flags registe	0 I' when the or when the etime and or when the faller is read or or when the faller is read or or when the etim power faller is read or or when the faller is read or or when the faller is read or when the fal	CAL watchdog ti flags registe date match flags registe s below the on power-u	W mer is allower is read or of the values stris read or of power fail thup.	R ed to react on power-u ored in the n power-u nreshold	
W A P	DF NF	WDF Watchdog 0 without the state of the stat	AF timer flag. Toeing reset but. This read content with the flag. This ret is cleared fail flag. Set	PF This read only y the user. It is only bit is set to match bits = ad only bit is	OSCF bit is set to 'a's cleared to '0' when the O. It is cleared set to '1' whee flags registeer-up if the os	0 I' when the o' when the etime and of when the faller is read or scillator is en	CAL watchdog ti flags registe date match flags registe s below the on power-u	W mer is allower is read or of the values stris read or of power fail thup. The values of the value of	R ed to reac on power-u ored in the n power-u nreshold n the first	
W A P	DF NF	WDF Watchdog 0 without to Alarm flag alarm regis Power fail V _{SWITCH} Oscillator 5 ms of op This bit su	AF timer flag. Toeing reset but the sters with the flag. This ret is cleared fail flag. Set eration. This rvives the possible control of the sters o	PF This read only by the user. It is only bit is set to ematch bits = ad only bit is to '0' when the to '1' on power indicates that ower cycle and	OSCF bit is set to 'a's cleared to '0' when the O. It is cleared set to '1' whee e flags registeer-up if the ost RTC backupd is never clear	0 I' when the o' when the etime and of when the faller is read or scillator is endo power failed ared interna	CAL watchdog ti flags registe date match flags registe s below the on power-u habled and clock lly by the ch	W mer is allower is read or of the values stris read or of power fail trup. not running if value is no leip. The user	R ed to reac on power-u fored in th n power-u hreshold n the first onger valie must chec	
W A P	DF NF	WDF Watchdog 0 without to Alarm flag alarm regis Power fail V _{SWITCH} Oscillator 5 ms of op This bit su for this coi	AF timer flag. To eing reset but the flag. This read of the flag. This rett is cleared fail flag. Set eration. This revives the pondition and versions of the flag.	PF This read only by the user. It is only bit is set to ematch bits = ad only bit is to '0' when the to '1' on power indicates that ower cycle and orite '0' to clear	OSCF bit is set to 'a's cleared to '0' when the O. It is cleared set to '1' whee e flags registeer-up if the ost RTC backupd is never clear	0 I' when the o' when the etime and of when the faller is read or scillator is endo power failed ared interna	CAL watchdog ti flags registe date match flags registe s below the on power-u habled and clock lly by the ch	W mer is allower is read or of the values stris read or of power fail trup. not running if value is no leip. The user	R ed to reac on power-u fored in th n power-u hreshold n the first onger valie must chec	
W A P	DF NF PF SCF	WDF Watchdog 0 without to Alarm flag alarm regis Power fail V _{SWITCH} Oscillator 5 ms of op This bit su for this col updated a	AF timer flag. Toeing reset but the sters with the flag. This ret is cleared fail flag. Set eration. This revives the pondition and voter terton time.	PF This read only y the user. It is only bit is set to ematch bits = ad only bit is to '0' when the to '1' on power indicates that ower cycle and only it o cleane.	OSCF bit is set to 'a's cleared to '0' when the O. It is cleared set to '1' whee e flags register-up if the ost t RTC backupd is never clear this flag. W	0 I' when the o' when the etime and of when the far is read or scillator is ered or power failed ared internation of the or the	CAL watchdog ti flags registe date match to flags registe s below the on power-unabled and clock lly by the ch sets OSCF	W mer is allower is read or of the values stricted or of power fail the power fail the value is no lead to be the value is no lead to be the walle is no lead to be the lead to be the lead to be the walle is no lead to be the lead t	R ed to react on power-u tored in the n power-u nreshold n the first onger valid must chec bit will be	
W A P	DF NF	WDF Watchdog 0 without to Alarm flag alarm regis Power fail Vswitch Oscillator 5 ms of op This bit su for this col updated a Calibration	AF timer flag. Toeing reset but the sters with the flag. This ret is cleared frail flag. Set eration. This revives the pondition and water terms of the terms of	PF This read only by the user. It is only bit is set to ematch bits = ad only bit is to '0' when the to '1' on power indicates that ower cycle and orite '0' to clear	OSCF bit is set to 'a's cleared to '() to '1' when the O. It is cleared set to '1' whee e flags registeer-up if the ost t RTC backupd is never clear this flag. W	0 I' when the o' when the etime and of when the far is read or scillator is er o power failed ared internation user refere wave is a contract of the contract	CAL watchdog ti flags registe date match to flags registe s below the on power-unabled and clock lly by the ch sets OSCF	W mer is allower is read or of the values stricted or of power fail the power fail the value is not running in value is not running in the user flag bit, the legister in the	R ed to reacton power-utored in the n power-unreshold In the first conger valid must check bit will be	
W A P OS	DF NF PF SCF	WDF Watchdog 0 without to Alarm flag alarm regis Power fail V _{SWITCH} Oscillator 5 ms of op This bit su for this col updated a Calibration '0', the INT Write enab	AF timer flag. Toeing reset by This read of the sters with the sters the position and with the sters the sters the sters the sters the sters with the sters	PF This read only y the user. It is only bit is set to match bits = ad only bit is to '0' when the to '1' on power indicates that ower cycle and write '0' to cleane. The set to '1', a se normal ope the 'W' bit to '1'.	OSCF bit is set to '2' s cleared to '0' when the O. It is cleared set to '1' whee e flags register-up if the ost RTC backupd is never clear this flag. W	0 I' when the o' when the etime and of when the far is read or scillator is eropower failed ared international in the far wave is a far in the	CAL watchdog ti flags registe date match flags registe s below the on power-u habled and clock lly by the ch sets OSCF output on th o 0 (disabled RTC registe	W mer is allower is read or of the values strip. not running i value is no le ip. The user flag bit, the le INT pin. Wed) on powerers. The use	R ed to reacton power-utored in the first conger valid must check bit will be the first to the first conger valid must check bit will be the first to the first t	
W A P OS	DF AF BCF	WDF Watchdog 0 without to Alarm flag alarm regis Power fail V _{SWITCH} Oscillator 5 ms of op This bit su for this col updated a Calibration '0', the INT Write enab	AF timer flag. Toeing reset but the sters with the sters with the flag. This ret is cleared fail flag. Set eration. This revives the pondition and water terms a mode. When pin resume the setting the condition of the setting the setting the condition of the setting the s	PF This read only y the user. It is only bit is set to match bits = ad only bit is to '0' when the to '1' on power indicates that ower cycle and write '0' to cleane. The set to '1', a se normal ope the 'W' bit to 'alarm register.	OSCF bit is set to 'a' s cleared to '0' when the O. It is cleared set to '1' whee e flags register-up if the ost RTC backupd is never clear this flag. W	0 I' when the o' when the etime and of when the far is read or scillator is end opwer failed ared international ways is a sit defaults to dates of the negister, in	CAL watchdog ti flags registe date match flags registe s below the on power-u habled and clock lly by the ch sets OSCF output on th o 0 (disabled RTC registe hterrupt regis	W mer is allower is read or of the values strip. not running i value is no le ip. The user flag bit, the le INT pin. Wed) on powerers. The usester and flag	R ed to reacton power-utored in the first conger valid must check bit will be the first to the first conger valid must check bit will be the first to the first t	
W A P OS	DF AF BCF	WDF Watchdog 0 without to Alarm flag alarm regis Power fail V _{SWITCH} Oscillator 5 ms of op This bit su for this col updated a Calibration '0', the INT Write enat write to RT Setting the	AF timer flag. Toeing reset by This read of sters with the flag. This ret is cleared of fail flag. Set eration. This revives the pondition and with the flag. When the flag is the flag in resume the flag is the flag in resume the flag is the flag in resume the flag is th	PF This read only y the user. It is only bit is set to match bits = ad only bit is to '0' when the to '1' on power indicates that ower cycle and write '0' to cleane. The set to '1', a se normal ope the 'W' bit to '1'.	OSCF bit is set to 'a' s cleared to '0' when the O. It is cleared set to '1' whee e flags register-up if the ost RTC backupd is never clear this flag. Was 1512 Hz squaration. This but if freezes upon the contents of the	0 I' when the o' when the etime and of when the far is read or scillator is end power failed ared international then user resist defaults to dates of the negister, in e RTC register.	CAL watchdog ti flags registe date match flags registe s below the on power-u habled and clock lly by the ch sets OSCF output on th o 0 (disabled RTC registe sters to be ti	W mer is allower is read or of the values strip. not running i value is no le ip. The user flag bit, the le INT pin. Wed) on powerers. The usester and flag ransferred to	R ed to reach on power-utored in the first onger valid must check bit will be from the set to up. r can then set to up. r can then se register. the time	
W A P OS	DF F SCF AL	WDF Watchdog 0 without to Alarm flag alarm regis Power fail V _{SWITCH} Oscillator 5 ms of op This bit su for this coupdated a Calibration '0', the INT Write enable write to RT Setting the keeping oc This bit de	AF timer flag. To being reset but the flag. This read of the flag. This ret is cleared from the flag. Set the fla	PF This read only by the user. It is only bit is set to ematch bits = ad only bit is to '0' when the to '1' on power indicates that ower cycle and over the '0' to cleane. The set to '1', as so normal operate 'W' bit to 'alarm register' causes the end of the compower-up.	OSCF bit is set to 'a's cleared to '0' when the O. It is cleared to '1' when the O. It is cleared set to '1' when the flags register er-up if the ost RTC backupd is never clear this flag. Was 1512 Hz squaration. This beart of the contents of the langed. This trees were set to the langed.	0 I' when the o' when the o' when the od when the of the od when t	CAL watchdog ti flags registe date match flags registe s below the on power-u habled and clock fly by the ch sets OSCF output on th o 0 (disabled registe flags registe sters to be tr ess takes t	W mer is allower is read or of the values stris read or of power fail thup. not running invalue is no led in the user flag bit, the led in the	R ed to reach on power-u fored in the n power-u foreshold In the first conger valid must check bit will be I/hen set to up. Ir can then s register. If the time complete.	
W A P OS	DF AF BCF	WDF Watchdog 0 without to Alarm flag alarm regis Power fail V _{SWITCH} Oscillator 5 ms of op This bit su for this coupdated a Calibration '0', the INT Write enable write to RT Setting the keeping co This bit de Read enable	AF timer flag. To being reset by the sters with the sters with the flag. This ret is cleared fail flag. Set eration. This revives the pondition and when the pin resume the setting the counters if the faults to 0 oble: Setting the faults to 0 oble: Setting the setting t	PF This read only y the user. It is only bit is set to match bits = ad only bit is to '0' when the to '1' on power indicates that ower cycle and write '0' to cleane. The set to '1', a se normal open he 'W' bit to 'alarm register' causes the extended the control of the contro	OSCF bit is set to 'a's cleared to '0' when the O. It is cleared to '1' when the O. It is cleared set to '1' when the flags register er-up if the ost tracking dis never clear this flag. We a 512 Hz squaration. This bear this flag. We can be on the contents of the flaged. This tracking opens, calibration contents of the flaged. This tracking opens clock updates.	0 I' when the o' when the o' when the od when the of the od when t	CAL watchdog ti flags registe date match flags registe s below the on power-u habled and clock fly by the ch sets OSCF output on th o 0 (disabled registe sterrupt registers to be tr ess takes t _R RTC registe	W mer is allower is read or of the values stris read or of power fail thup. not running invalue is no leip. The user flag bit, the let let let let let let let let let le	R ed to reach on power-u ored in the n power-u oreshold In the first onger valid must check bit will be I/hen set to up. Ir can then s register. If the time complete.	



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage temperature-65 °C to +150 °C Maximum accumulated storage time At 150 °C ambient temperature 1000 h At 85 °C ambient temperature 20 Years Maximum junction temperature 150 °C Supply voltage on V_{CC} relative to V_{SS} –0.5 V to 4.1 V Voltage applied to outputs in High Z state–0.5 V to V_{CC} + 0.5 V Input voltage–0.5 V to V_{CC} + 0.5 V

Transient voltage (< 20 ns) on any pin to ground potential–2.0 V to V_{CC} + 2.0 V
Package power dissipation capability (T _A = 25°C)
Surface mount Pb soldering temperature (3 Seconds)+260 °C
DC output current (1 output at a time, 1s duration) 15 mA
Static discharge voltage (per MIL-STD-883, Method 3015)
Latch up current > 200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Industrial	–40 °C to +85 °C	2.7 V to 3.6 V

DC Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	Min	Typ ^[17]	Max	Unit
V _{CC}	Power supply		2.7	3.0	3.6	V
I _{CC1}	Average V _{CC} current	t _{RC} = 25 ns t _{RC} = 45 ns Values obtained without output loads (I _{OUT} = 0 mA)	-	-	75 57	mA mA
I _{CC2}	Average V _{CC} current during STORE	All inputs don't care, V _{CC} = Max. Average current for duration t _{STORE}	-	-	20	mA
I _{CC3}	Average V _{CC} current at t _{RC} = 200 ns, V _{CC(Typ)} , 25 °C	All inputs cycling at CMOS levels. Values obtained without output loads (I _{OUT} = 0 mA).	_	40	_	mA
I _{CC4}	Average V _{CAP} current during AutoStore cycle	All inputs don't care. Average current for duration t _{STORE}	-	_	10	mA
I _{SB}	V _{CC} standby current	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	-	-	10	mA
I _{IX} ^[18]	Input leakage current (except HSB)	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}$	-2	_	+2	μА
	Input leakage current (for HSB)	V_{CC} = Max, $V_{SS} \le V_{IN} \le V_{CC}$	-200	-	+2	μΑ
I _{OZ}	Off state output leakage current	$V_{CC} = \underline{Max}, V_{SS} \le V_{OUT} \le V_{CC},$ $\underline{CE} \text{ or } \underline{OE} \ge V_{IH} \text{ or } \underline{\underline{CE}} = V_{IL}$	-2	_	+2	μА
V _{IH}	Input HIGH voltage		2.0	-	V _{CC} + 0.5	V
V _{IL}	Input LOW voltage		V _{SS} – 0.5	-	0.8	V
V _{OH}	Output HIGH voltage	I _{OUT} = –2 mA	2.4	-	-	V
V_{OL}	Output LOW voltage	I _{OUT} = 4 mA	_	_	0.4	V

Typical values are at 25 °C, V_{CC}= V_{CC(Typ)}. Not 100% tested.
 The HSB pin has I_{OUT} = -2 uA for V_{OH} of 2.4 V when both active HIGH and LOW drivers are disabled. When they are enabled standard V_{OH} and V_{OL} are valid. This parameter is characterized but not tested.



DC Electrical Characteristics (continued)

Over the Operating Range

Parameter	Description	Test Conditions	Min	Typ ^[17]	Max	Unit
V _{CAP} ^[19]		Between V_{CAP} pin and V_{SS} , 5 V rated	122	150	360	μF
	Maximum voltage driven on V _{CAP} pin by the device	V _{CC} = Max	-	_	V _{CC}	V

Data Retention and Endurance

Over the Operating Range

Parameter	Description	Min	Unit
DATA _R	Data retention	20	Years
NV _C	Nonvolatile STORE operations	1,000	K

Capacitance

Parameter ^[21]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(Typ)}$	14	pF
C _{OUT}	Output capacitance		14	pF

Thermal Resistance


Parameter ^[21]	Description	Test Conditions	44-pin TSOP II	54-pin TSOP II	Unit
Θ_{JA}	Thermal resistance (Junction to ambient)	Test conditions follow standard test methods and procedures for	45.3	44.22	°C/W
Θ_{JC}	Thermal resistance (Junction to case)	measuring thermal impedance, in accordance with EIA/JESD51.	5.2	8.26	°C/W

 ^{19.} Min V_{CAP} value guarantees that there is a sufficient charge available to complete a successful AutoStore operation. Max V_{CAP} value guarantees that the capacitor on V_{CAP} is charged to a minimum voltage during a Power-Up RECALL cycle so that an immediate power-down cycle can complete a successful AutoStore. Therefore it is always recommended to use a capacitor within the specified min and max limits. Refer application note AN43593 for more details on V_{CAP} options.
 20. Maximum voltage on V_{CAP} pin (V_{VCAP}) is provided for guidance when choosing the V_{CAP} capacitor. The voltage rating of the V_{CAP} capacitor across the operating temperature range should be higher than the V_{VCAP} voltage.
 21. These parameters are guaranteed by design and are not tested.



AC Test Loads

Figure 7. AC Test Loads



AC Test Conditions

Input pulse levels	0 V to 3 V
Input rise and fall times (10%–90%)	<u><</u> 3 ns
Input and output timing reference levels	1.5 V

RTC Characteristics

Over the Operating Range

Parameters	Description		Min	Typ ^[22]	Max	Units
V _{RTCbat}	RTC battery pin voltage		1.8	3.0	3.6	V
I _{BAK} [23]	RTC backup current		_	_	0.35	μΑ
	for RTC)	25 °C	_	0.35	_	μΑ
		T _A (Max)	_	_	0.5	μА
V _{RTCcap} ^[24]	RTC capacitor pin voltage	T _A (Min)	1.6	_	3.6	V
		25 °C	1.5	3.0	3.6	V
		T _A (Max)	1.4	_	3.6	V
tOCS	RTC oscillator time to start		_	1	2	sec
t _{RTCp}	RTC processing time from end of 'W' bit set to '0'		-	_	350	μS
R _{BKCHG}	RTC backup capacitor charge current-limiting resistor		350	_	850	Ω

^{22.} Typical values are at 25 °C, V_{CC} = V_{CC(Typ)}. Not 100% tested.
23. From either V_{RTCcap} or V_{RTCbat}.
24. If V_{RTCcap} > 0.5 V or if no capacitor is connected to V_{RTCcap} pin, the oscillator starts in t_{OCS} time. If a backup capacitor is connected and V_{RTCcap} < 0.5 V, the capacitor must be allowed to charge to 0.5 V for oscillator to start.




AC Switching Characteristics

Over the Operating Range

Parameters [25]			25	ns	45	ns	
Cypress Parameter	Alt Parameter	Description	Min	Max	Min	Max	Unit
SRAM Read Cy	ycle		•		1		
t _{ACE}	t _{ACS}	Chip enable access time	_	25	_	45	ns
t _{RC} [26]	t _{RC}	Read cycle time	25	_	45	-	ns
t _{AA} [27]	t _{AA}	Address access time	_	25	_	45	ns
tnoe	t _{OE}	Output enable to data valid	_	12	_	20	ns
t _{OHA} ^[27]	t _{OH}	Output hold after address change	3	_	3	-	ns
t _{LZCE} [20, 29]	t_{LZ}	Chip enable to output active	3	_	3	_	ns
t _{HZCE} [28, 29]	t _{HZ}	Chip disable to output inactive	_	10	_	15	ns
t _{1.70} [28, 29]	t _{OLZ}	Output enable to output active	0	_	0	-	ns
t _{HZOE} [28, 29]	t _{OHZ}	Output disable to output inactive	_	10	_	15	ns
t _{PU} [28]	t _{PA}	Chip enable to power active	0	_	0	-	ns
t _{PD} [28]	t _{PS}	Chip disable to power standby	_	25	_	45	ns
t _{DBE}	-	Byte enable to data valid	_	12	_	20	ns
t _{LZBE} ^[28]	-	Byte enable to output active	0	_	0	_	ns
t _{HZBE} ^[28]	-	Byte disable to output inactive	_	10	_	15	ns
SRAM Write Cy	ycle						•
t _{WC}	t _{WC}	Write cycle time	25	_	45	_	ns
t _{PWE}	t _{WP}	Write pulse width	20	_	30	_	ns
t _{SCE}	t _{CW}	Chip enable to end of write	20	_	30	_	ns
t _{SD}	t _{DW}	Data setup to end of write	10	_	15	_	ns
t _{HD}	t _{DH}	Data hold after end of write	0	_	0	-	ns
t _{AW}	t _{AW}	Address setup to end of write	20	_	30	_	ns
t _{SA}	t _{AS}	Address setup to start of write	0	_	0	_	ns
t _{HA}	t _{WR}	Address hold after end of write	0	-	0	-	ns
t _{HZWF} [28, 29, 30]	t _{WZ}	Write enable to output disable	_	10	-	15	ns
t _{LZWE} [28, 29]	t _{OW}	Output active after end of write	3	_	3	_	ns
t _{BW}	-	Byte enable to end of write	20	-	30	_	ns

Switching Waveforms

Figure 8. SRAM Read Cycle 1 (Address Controlled) [26, 27, 31]



- 25. Test conditions assume signal transition time of 3 ns or less, timing reference levels of V_{CC}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified load capacitance shown in Figure 7 on page 21.

 26. WE must be HIGH during SRAM read cycles.

 27. Device is continuously selected with CE, OE and BHE / BLE LOW.

 28. These parameters are only guaranteed by design and are not tested.

 29. Measured ±200 mV from steady state output voltage.

 30. If WE is LOW when CE goes LOW, the outputs remain in the high impedance state.

 31. HSB must remain HIGH during Read and Write cycles.



Switching Waveforms (continued)

Figure 9. SRAM Read Cycle 2 ($\overline{\text{CE}}$ and $\overline{\text{OE}}$ Controlled) [32, 33, 34]





Figure 10. SRAM Write Cycle 1 (WE Controlled) [32, 34, 35, 36]



- Notes
 32. BHE and BLE are applicable for × 16 configuration only.
 33. WE must be HIGH during SRAM read cycles.
 34. HSB must remain HIGH during read and write cycles.
 35. If WE is LOW when CE goes LOW, the outputs remain in the high impedance state.
 36. CE or WE must be ≥ V_{IH} during address transitions.



Switching Waveforms (continued)

Figure 11. SRAM Write Cycle 2 ($\overline{\text{CE}}$ Controlled) $^{[37,\ 38,\ 39,\ 40]}$





Figure 12. SRAM Write Cycle 3 (BHE and BLE Controlled) [38, 39, 40, 41, 42]

(Not applicable for RTC register writes)



- 37. BHE and BLE are applicable for × 16 configuration only.

 38. If WE is LOW when CE goes LOW, the outputs remain in the high impedance state.

 39. HSB must remain HIGH during read and write cycles.

- 40. CE or WE must be ≥ V_{IH} during address transitions.
 41. While there are 19 address lines on the CY14B108K (18 address lines on the CY14B108M), only 13 address lines (A₁₄-A₂) are used to control software modes. The remaining address lines are don't care.
- 42. Only CE and WE controlled writes to RTC registers are allowed. BLE pin must be held LOW before CE or WE pin goes LOW for writes to RTC register.




AutoStore/Power-Up RECALL

Over the Operating Range

Parameter	Description	CY14B108K	Unit	
	Description	Min	Max	Oill
t _{HRECALL} [43]	Power-Up RECALL duration	ı	20	ms
t _{STORE} [44]	STORE cycle duration	_	8	ms
t _{DELAY} [45]	Time allowed to complete SRAM write cycle	_	25	ns
V _{SWITCH}	Low voltage trigger level	_	2.65	V
t _{VCCRISE} ^[46]	V _{CC} rise time	150	_	μS
V _{HDIS} ^[46]	HSB output disable voltage	_	1.9	V
t _{LZHSB} ^[46]	HSB to output active time	ı	5	μS
t _{HHHD} ^[46]	HSB high active time	_	500	ns

Switching Waveforms

Figure 13. AutoStore or Power-Up RECALL [47]



- 43. t_{HRECALL} starts from the time V_{CC} rises above V_{SWITCH}.

 44. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.

 45. On a Hardware STORE and AutoStore initiation, SRAM write operation continues to be enabled for time t_{DELAY}.

 46. These parameters are only guaranteed by design and are not tested.

 47. Read and Write cycles are ignored during STORE, RECALL, and while V_{CC} is below V_{SWITCH}.

 48. During power-up and power-down, HSB glitches when HSB pin is pulled up through an external resistor.