imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



YPRESS 100-MHz Pentium[®] II Clock Synthesizer/Driver with Spread Spectrum for Mobile or Desktop PCs

Features

- Mixed 2.5V and 3.3V operation
- Clock solution for Pentium® II, and other similar processor-based motherboards
 - Four 2.5V CPU clocks up to 100 MHz
 - Eight 3.3V sync. PCI clocks, one free-running
 - Two 3.3V 48-MHz USB clocks
 - Three 3.3V Ref. clocks at 14.318 MHz
 - Two 2.5V APIC clocks at 14.318 MHz or PCI/2
- EMI control
 - Spread spectrum clocking

CY2280 Selector Guide

- Factory-EPROM programmable spread spectrum margin
- Factory-EPROM programmable output drive and slew rate
- Factory-EPROM programmable CPU clock frequencies for custom configurations
- Available in space-saving 48-pin SSOP package


Functional Description

The CY2280 is a Spread Spectrum clock synthesizer/driver for a Pentium II, or other similar processor-based PC requiring 100-MHz support. All of the required system clocks are provided in a space-saving 48-pin SSOP package. The CY2280 can be used with the CY231x for a total solution for systems with SDRAM.

The CY2280 provides the option of spread spectrum clocking on the CPU and PCI clocks for reduced EMI. A downspread percentage is introduced when the SEL_SS input is asserted. <u>The device</u> can be run without spread spectrum when the SEL_SS input is deasserted. The percentage of spreading is EPROM-programmable to optimize EMI-reduction.

The CY2280 has power-down, CPU stop, and PCI stop pins for power management control. The signals are synchronized on-chip, and ensure glitch-free transitions on the outputs. When the CPU_STOP input is asserted, the CPU clock outputs are driven LOW. When the PCI_STOP input is asserted, the PCI clock outputs (except the free-running PCI clock) are driven LOW. When the PWR_DWN pin is asserted, the reference oscillator and PLLs are shut down, and all outputs are driven LOW.

	СҮ	2280 Configuration Option	ons
Clock Outputs	-1	-11S	–21S
CPU (66.6, 100 MHz)	4	4	4
PCI (CPU/2, CPU/3)	8	8	8
USB (48 MHz)	2	2	2
APIC (14.318 MHz)	2	2	—
APIC (PCI/2)	—	—	2
Reference (14.318 MHz)	3	3	3
CPU-PCI delay	1.5–4.0 ns	1.5–4.0 ns	1.5–4.0 ns
CPU-APIC delay	—	—	2.0–4.5 ns
Spread Spectrum (Downspread)	N/A	-0.6%	-0.6%



Pentium is a registered trademark of Intel Corporation.

3901 North First Street • San Jose • CA 95134

CA 95134
408-943-2600
Revised December 08, 2002



CY2280-11S CY2280-21S

Pin Configurations		~ ~	_			\
REF0	1	\cup	48	V _{DDREF}	REF0 🔲 1	48 VDDREF
REF1	2		47	REF2	REF1 2	47 REF2
V _{SS}	3		46	V _{DDAPIC}	V _{SS} 🗖 3	46 V _{DDAPIC}
XTALIN	4		45	APIC0	XTALIN 🗖 4	45 APICO
XTALOUT	5		44	APIC1	XTALOUT 🗖 5	44 APIC1
V _{SS}	6		43	V _{SS}	V _{SS} 🗖 6	43 V _{SS}
PCICLK_F	7		42	RESERVED		42 RESERVED
PCICLK1	8	~	41	V _{DDCPU}		41 V _{DDCPU}
V _{DDPCI}	9	iew	40 🗆	CPUCLK0		.₫ 40 CPUCLK0
PCICLK2	10	> d	39 🗆	CPUCLK1		ूबे 39 🛛 CPUCLK1
PCICLK3	11	48-pin SSOP (Top View)	38	V _{SS}	PCICLK3 L 11	▲ 0 CPUCLK0 ▲ 0 CPUCLK1 ▲ 39 CPUCLK1 ► 38 V _{SS} ▲ 37 V _{DDCPU} ∞ 36 CPUCLK2 ↓ 35 CPUCLK3 ♀ 34 V _{SS}
V _{SS} I	12	Р	37 🗆	V _{DDCPU}	V _{SS} 🗆 12	G 37 V _{DDCPU}
PCICLK4	13	SS	36	CPUCLK2	PCICLK4 13	S 36 CPUCLK2
PCICLK5	14	hin	35	CPUCLK3		E 35 CPUCLK3
V _{DDPCI}	15	48-	34	V _{SS}		,
PCICLK6	16		33	AV _{DD}	PCICLK6 🗌 16	33 AV _{DD}
PCICLK7	17		32	V _{SS}	PCICLK7	32 V _{SS}
V _{SS}	18		31	PCI_STOP	V _{SS} 18	31 PCI_STOP
AV _{DD}	19		30	CPU_STOP	AV _{DD} 19	30 CPU_STOP
V _{SS}	20		29	PWR_DWN	V _{SS} 20	29 PWR_DWN
V _{DDUSB}	21		28	N/C	V _{DDUSB} 21	28 SEL_SS
USBCLK0	22		27	SEL0		27 SEL0
USBCLK1 V _{SS}	23		26	SEL1	USBCLK1 23 V _{SS} 24	26 SEL1 (
• SS	24		25	SEL100 CY2280-1	VSS 24	25 SEL100 (

Pin Summary

Pins	Description
15, 9	3.3V Digital voltage supply for PCI clocks
21	3.3V Digital voltage supply for USB clocks
48	3.3V Digital voltage supply for REF clocks
46	2.5V Digital voltage supply for APIC clocks
41, 37	2.5V Digital voltage supply for CPU clocks
33, 19	Analog voltage supply, 3.3V
3, 6, 12, 18, 20, 24, 32, 34, 38, 43	Ground
4	Reference crystal input
5	Reference crystal feedback
31	Active LOW control input to stop PCI clocks
30	Active LOW control input to stop CPU clocks
29	Active LOW control input to power down device
28	Spread spectrum select input (-11S and -21S options)
28	Spread spectrum select input (-1 option)
27	CPU frequency select input, bit 0 (see Function Table)
26	CPU frequency select input, bit 1 (see Function Table)
25	CPU frequency select input, selects between 100 MHz and 66.6 MHz (see Function Table)
40, 39, 36, 35	CPU clock outputs
8, 10, 11, 13, 14, 16, 17	PCI clock outputs, at one-half or one-third the CPU frequency of 66.6 MHz or 100 MHz respectively
7	Free-running PCI clock output
45, 44	APIC clock outputs
1, 2, 47	3.3V Reference clock outputs
22, 23	USB clock outputs
42	Reserved
	15, 921484641, 3733, 193, 6, 12, 18, 20, 24, 32, 34, 38, 43453130292827262540, 39, 36, 358, 10, 11, 13, 14, 16, 17745, 441, 2, 4722, 23

Note:

1. For best accuracy, use a parallel-resonant crystal, C_{LOAD} = 18 pF.



Function Table (-11S Option)

SEL100	SEL1	SEL0	SEL_SS ^[2]	CPU/PCI Ratio	CPUCLK	PCICLK_F PCICLK	REF	APIC	USBCLK
0	0	0	N/A	2	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
0	0	1	N/A	2	Reserved	Reserved	14.318 MHz	14.318 MHz	48 MHz
0	1	0	N/A	2	Reserved	Reserved	14.318 MHz	14.318 MHz	48 MHz
0	1	1	0 (downspread)	2	66.66 MHz	33.33 MHz	14.318 MHz	14.318 MHz	48 MHz
0	1	1	1 (no spread)	2	66.66 MHz	33.33 MHz	14.318 MHz	14.318 MHz	48 MHz
1	0	0	N/A	3	TCLK/2	TCLK/6	TCLK ^[3]	TCLK ^[3]	TCLK/2
1	0	1	N/A	3	Reserved	Reserved	14.318 MHz	14.318 MHz	48 MHz
1	1	0	N/A	3	Reserved	Reserved	14.318 MHz	14.318 MHz	48 MHz
1	1	1	0 (downspread)	3	100 MHz	33.33 MHz	14.318 MHz	14.318 MHz	48 MHz
1	1	1	1 (no spread)	3	100 MHz	33.33 MHz	14.318 MHz	14.318 MHz	48 MHz

Function Table (-21S Option)

SEL100	SEL1	SEL0	SEL_SS ^[2]	CPU/PCI Ratio	CPUCLK	PCICLK_F PCICLK	REF	APIC	USBCLK
0	0	0	N/A	2	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
0	0	1	N/A	2	Reserved	Reserved	14.318 MHz	Reserved	48 MHz
0	1	0	N/A	2	Reserved	Reserved	14.318 MHz	Reserved	48 MHz
0	1	1	0 (downspread)	2	66.66 MHz	33.33 MHz	14.318 MHz	16.67 MHz	48 MHz
0	1	1	1 (no spread)	2	66.66 MHz	33.33 MHz	14.318 MHz	16.67 MHz	48 MHz
1	0	0	N/A	3	TCLK/2	TCLK/6	TCLK ^[3]	TCLK/12 ^[3]	TCLK/2
1	0	1	N/A	3	Reserved	Reserved	14.318 MHz	Reserved	48 MHz
1	1	0	N/A	3	Reserved	Reserved	14.318 MHz	Reserved	48 MHz
1	1	1	0 (downspread)	3	100 MHz	33.33 MHz	14.318 MHz	16.67 MHz	48 MHz
1	1	1	1 (no spread)	3	100 MHz	33.33 MHz	14.318 MHz	16.67 MHz	48 MHz

Actual Clock Frequency Values

Clock Output	Target Frequency (MHz)	Actual Frequency (MHz)	РРМ
CPUCLK	66.67	66.654	–195
CPUCLK	100	99.77	-2346
USBCLK	48.0	48.008	167

Power Management Logic

CPU_STOP	PCI_STOP	PWR_DWN	CPUCLK	PCICLK	PCICLK_F	Other Clocks	Osc.	PLLs
Х	Х	0	Low	Low	Low	Low	Off	Off
0	0	1	Low	Low	Running	Running	Running	Running
0	1	1	Low	Running	Running	Running	Running	Running
1	0	1	Running	Low	Running	Running	Running	Running
1	1	1	Running	Running	Running	Running	Running	Running

Notes:

2. Target frequency is modulated by percentage shown (max.) when $\overline{SEL_SS} = 0$. 3. TCLK supplied on the XTALIN pin in Test Mode.



Maximum Ratings

(Above which the useful life may be impaired. For user guide-lines, not tested.) $% \label{eq:constraint}$

Supply Voltage	0.5 to + 7.0V
Input Voltage	–0.5V to V _{DD} + 0.5

Storage Temperature (Non-Condensing) –65°C to	+150°C
Junction Temperature	+150°C
Package Power Dissipation	1W
Static Discharge Voltage	2000V 2000V

Operating Conditions^[4]

Parameter	Description	Min.	Max.	Unit
AV _{DD} , V _{DDPCI} , V _{DDUSB} , V _{DDREF}	Analog and Digital Supply Voltage	3.135	3.465	V
V _{DDCPU}	CPU Supply Voltage	2.375	2.625	V
V _{DDAPIC}	APIC Supply Voltage	2.375	2.625	V
T _A	Operating Temperature, Ambient	0	70	°C
CL	Max. Capacitive Load on CPUCLK PCICLK APIC, REF USB		20 30 20 20	pF
f _(REF)	Reference Frequency, Oscillator Nominal Value	14.318	14.318	MHz
t _{PU}	Power-up time for all VDD's to reach minimum specified voltage (power ramps must be monotonic)	0.05	50	ms

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions		Min.	Max.	Unit	
V _{IH}	High-level Input Voltage	Except Crystal Inputs ^[5]			2.0		V
V _{IL}	Low-level Input Voltage	Except Crystal Inputs ^[5]				0.8	V
V _{OH}	High-level Output Voltage ^[6]	$V_{DDCPU} = V_{DDAPIC} = 2.375V$ $I_{OH} = 12 \text{ mA}$ CPUCLK		CPUCLK	2.0		V
			I _{OH} = 18 mA	APIC			
V _{OL}	Low-level Output Voltage ^[6]	$V_{DDCPU} = V_{DDAPIC} = 2.375V$	$I_{OL} = 12 \text{ mA}$	CPUCLK		0.4	V
			I _{OL} = 18 mA	APIC			
V _{OH}	High-level Output Voltage ^[6]	V_{DDPCI} , AV_{DD} , V_{DDREF} , $V_{DDUSB} = 3.135V$	I _{OH} = 14.5 mA	PCICLK	2.4		V
			I _{OH} = 16 mA	USBCLK			
			I _{OH} = 16 mA	REF			
V _{OL}	Low-level Output Voltage ^[6]	V _{DDPCI} , AV _{DD} , V _{DDREF} , V _{DDUSB} = 3.135V	I _{OL} = 9.4 mA	PCICLK	0.4		V
			I _{OL} = 9 mA	USBCLK			
			I _{OL} = 9 mA	REF			
I _{IH}	Input High Current	$V_{IH} = V_{DD}$			-10	+10	μΑ
IIL	Input Low Current	$V_{IL} = 0V$				10	μA
I _{OZ}	Output Leakage Current	Three-state			-10	+10	μA
I _{DD25}	Power Supply Current for 2.5V Clocks ^[6]	$V_{DDCPU} = 2.625V$, $V_{IN} = 0$ or V_{DD} , Loaded	$V_{DDCPU} = 2.625V$, $V_{IN} = 0$ or V_{DD} , Loaded Outputs, CPU = 66.6 MF			70	mA
I _{DD25}	Power Supply Current for 2.5V Clocks ^[6]	$V_{DDCPU} = 2.625 V$, $V_{IN} = 0$ or V_{DD} , Loaded	$V_{DDCPU} = 2.625V$, $V_{IN} = 0$ or V_{DD} , Loaded Outputs, CPU = 100 MF			100	mA
I _{DD33}	Power Supply Current for 3.3V Clocks ^[6]	V_{DD} = 3.465V, V_{IN} = 0 or V_{DD} , Loaded Ou	tputs			170	mA
I _{DDS}	Power-down Current ^[6]	Current draw in power-down state				500	μA



Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Max.	Unit
-----------	-------------	-----------------	------	------	------

Notes:

4. 5. 6.

Electrical parameters are guaranteed with these operating conditions. Crystal Inputs have CMOS thresholds. Parameter is guaranteed by design and characterization. Not 100% tested in production.

Switching Characteristics^[6, 7]


Parameter	Output	Description	Test Conditions		Min.	Тур.	Max.	Unit
t ₁	All	Output Duty Cycle ^[8]	$t_1 = t_{1A} \div t_{1B}$		45	50	55	%
t ₂	CPUCLK, APIC	CPU and APIC Clock Rising and Falling Edge Rate	Between 0.4V and 2.0V	-1,-11S, -21S	1.0		4.0	V/ns
t ₂	PCICLK	PCI Clock Rising and Falling Edge Rate	Between 0.4V and 2.4V	een 0.4V and 2.4V -1,-11S, -21S			4.0	V/ns
t ₂	USBCLK, REF	USB, REF Rising and Falling Edge Rate	Between 0.4V and 2.4V		0.5		2.0	V/ns
t ₃	CPUCLK	CPU Clock Rise Time	Between 0.4V and 2.0V -1,-11S, -21S		0.4		1.6	ns
t ₄	CPUCLK	CPU Clock Fall Time	Between 2.0V and 0.4V -1,-11S, -21S		0.4		1.6	ns
t ₅	CPUCLK	CPU-CPU Clock Skew	Measured at 1.25V			100	175	ps
t ₆	CPUCLK, PCICLK	CPU-PCI Clock Skew ^[9]	Measured at 1.25V for 2.5V clocks, and at 1.5V for 3.3V clocks		1.5		4.0	ns
t ₇	PCICLK, PCICLK	PCI-PCI Clock Skew	Measured at 1.5V				250	ps
t ₈	CPUCLK, APIC	CPU-APIC Clock Skew ^[10]	Measured at 1.25V for 2.5V clocks	-21S	2.0		4.5	ns
t ₉	APIC	APIC-APIC Clock Skew	Measured at 1.25V	sured at 1.25V		100	175	ps
t ₁₀	CPUCLK	Cycle-Cycle Clock Jitter	Measured at 1.25V	-1,-11S, -21S		200	250	ps
t ₁₁	PCICLK	Cycle-Cycle Clock Jitter	Measured at 1.5V			250	500	ps
t ₁₂	CPUCLK, PCICLK	Power-up Time	CPU, PCI clock stabilization from power-up				3	ms

Notes:


All parameters specified with loaded outputs.
Duty cycle is measured at 1.5V when V_{DD} = 3.3V. When V_{DD} = 2.5V, duty cycle is measured at 1.25V.
PCI lags CPU for -11S and -21S options.
APIC lags CPU for -21S option.




Switching Waveforms





All Outputs Rise/Fall Time




CPU-CPU Clock Skew









PCI-PCI Clock Skew








Switching Waveforms (continued)



Shaded section on the VCO and Crystal waveforms indicates that the VCO and crystal oscillator are active, and there is a valid clock.



Spread Spectrum Clocking




Description	Configuration	Outputs	Min.	Max.	Unit
Modulation Frequency	All (except -1)		30.0	33.0	kHz
Down Spread Margin at the Fundamental Frequency	-11S	CPU, PCI	0.0	-0.6	%
Down Spread Margin at the Fundamental Frequency	-21S	CPU, PCI, APIC	0.0	-0.6	%



Application Information

Clock traces must be terminated with either series or parallel termination, as is normally done.

Application Circuit



Cd. = DECOUPLING CAPACITORS

Ct = OPTIONAL EMI-REDUCING CAPACITORS

Cx = OPTIONAL LOAD MATCHING CAPACITOR

Rs = SERIES TERMINATING RESISTORS


Summary

- A parallel-resonant crystal should be used as the reference to the clock generator. The operating frequency and C_{LOAD} of this crystal should be as specified in the data sheet. Optional trimming capacitors may be needed if a crystal with a different C_{LOAD} is used. Footprints must be laid out for flexibility.
- Surface mount, low-ESR, ceramic capacitors should be used for filtering. Typically, these capacitors have a value of 0.1 µF. In some cases, smaller value capacitors may be required.
- The value of the series terminating resistor satisfies the following equation, where Rtrace is the loaded characteristic impedance of the trace, Rout is the output impedance of the clock generator (specified in the data sheet), and Rseries is the series terminating resistor. Rseries > Rtrace – Rout

- Footprints must be laid out for optional EMI-reducing capacitors, which should be placed as close to the terminating resistor as is physically possible. Typical values of these capacitors range from 4.7 pF to 22 pF.
- A Ferrite Bead **may** be used to isolate the Board V_{DD} from the clock generator V_{DD} island. Ensure that the Ferrite Bead offers greater than 50 Ω impedance at the clock frequency, under loaded DC conditions. Please refer to the application note "Layout" and Termination Techniques for Cypress Clock Generators" for more details.
- If a Ferrite Bead is used, a 10 μF-22 μF tantalum bypass capacitor should be placed close to the Ferrite Bead. This capacitor prevents power supply droop during current surges.



Test Circuit



Each supply pin must have an individual decoupling capacitor. All capacitors must be placed as close to the pins as is possible.


Ordering Information

Ordering Code	Package Name	Package Type	Operating Range
CY2280PVC-1	O48	48-Pin SSOP	Commercial
CY2280PVC-11S	O48	48-Pin SSOP	Commercial
CY2280PVC-21S	O48	48-Pin SSOP	Commercial



Package Diagram

48-Lead Shrunk Small Outline Package O48



© Cypress Semiconductor Corporation, 2001. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. To the user Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.



Revision History

Document Title: CY2280 100-MHz Pentium [®] II Clock Synthesizer/Driver with Spread Spectrum for Mobile or Desktop PCs Document Number: 38-07207					
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	111721	12/16/01	DSG	Change from Spec number: 38-00694 to 38-07207	
*A	121842	12/14/02	RBI	Power up requirements added to Operating Conditions Information	