## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## Features

■ 10 MHz to 100／133 MHz operating range，compatible with CPU and PCI bus frequencies

■ Zero input－output propagation delay
■ 60－ps typical cycle－to－cycle jitter（high drive）
■ Multiple low skew outputs口 85 ps typical output－to－output skew
口 One input drives five outputs（CY2305）
－One input drives nine outputs，grouped as $4+4+1$（CY2309）
■ Compatible with Pentium－based systems
■ Test Mode to bypass phase－locked loop（PLL）（CY2309）
－Packages：
a 8－pin，150－mil SOIC package（CY2305）
口 16－pin 150－mil SOIC or 4．4－mm TSSOP（CY2309）
－ 3.3 V operation
－Commercial and industrial temperature ranges

## Functional Description

The CY2309 is a low－cost 3.3 V zero delay buffer designed to distribute high speed clocks and is available in a 16 －pin SOIC or TSSOP package．The CY2305 is an 8－pin version of the CY2309．It accepts one reference input，and drives out five low skew clocks．The -1 H versions of each device operate at up to $100-/ 133 \mathrm{MHz}$ frequencies，and have higher drive than the－1 devices．All parts have on－chip PLLs which lock to an input clock on the REF pin．The PLL feedback is on－chip and is obtained from the CLKOUT pad．
The CY2309 has two banks of four outputs each，which can be controlled by the select inputs as shown in Select Input Decoding on page 5．If all output clocks are not required，BankB can be three－stated．The select inputs also allow the input clock to be directly applied to the outputs for chip and system testing purposes．
The CY2305 and CY2309 PLLs enter a power－down mode when there are no rising edges on the REF input．In this state，the outputs are three－stated and the PLL is turned off，resulting in less than $25.0 \mu \mathrm{~A}$ current draw for these parts．The CY2309 PLL shuts down in one additional case as shown in Select Input Decoding on page 5.
Multiple CY2305 and CY2309 devices can accept the same input clock and distribute it．In this case，the skew between the outputs of two devices is guaranteed to be less than 700 ps ．

The CY2305／CY2309 is available in two or three different configurations，as shown in Ordering Information on page 16. The CY2305－1／CY2309－1 is the base part．The CY2305－1H／ CY2309－1H is the high－drive version of the -1 ，and its rise and fall times are much faster than the -1 ．
For a complete list of related documentation，click here．

## Logic Block Diagram



## Contents

Pin Diagram ..... 3
Pin Description ..... 3
Pin Diagram ..... 4
Pin Description ..... 4
Select Input Decoding ..... 5
Zero Delay and Skew Control ..... 5
Absolute Maximum Conditions ..... 6
Operating Conditions ..... 6
Electrical Characteristics ..... 6
Operating Conditions ..... 7
Electrical Characteristics ..... 7
Test Circuits ..... 8
Thermal Resistance ..... 8
Typical Duty Cycle and IDD Trends ..... 9
Typical Duty Cycle and IDD Trends ..... 10
Switching Characteristics ..... 11
Switching Characteristics ..... 12
Switching Characteristics ..... 13
Switching Characteristics ..... 14
Switching Waveforms ..... 15
Ordering Information ..... 16
Ordering Information ..... 16
Ordering Code Definitions ..... 17
Package Drawing and Dimensions ..... 18
Acronyms ..... 20
Document Conventions ..... 20
Units of Measure ..... 20
Errata ..... 21
Part Numbers Affected ..... 21
CY2305/CY2309 Errata Summary ..... 22
CY2305/CY2309 Qualification Status ..... 22
Document History Page ..... 23
Sales, Solutions, and Legal Information ..... 25
Worldwide Sales and Design Support ..... 25
Products ..... 25
PSoC®Solutions ..... 25
Cypress Developer Community ..... 25
Technical Support ..... 25

CY2305

Embedded in Tomorrow

## Pin Diagram

Figure 1. 8-pin SOIC pinout CY2305


## Pin Description

For CY2305

| Pin | Signal |  |
| :---: | :--- | :--- |
| 1 | REF $^{[1]}$ | Input reference frequency, 5-V tolerant input |
| 2 | CLK2 $^{[2]}$ | Buffered clock output |
| 3 | CLK1 $1^{[2]}$ | Buffered clock output |
| 4 | GND | Ground |
| 5 | CLK3 ${ }^{[2]}$ | Buffered clock output |
| 6 | V $_{\text {DD }}$ | $3.3-$ V supply |
| 7 | CLK4 ${ }^{[2]}$ | Buffered clock output |
| 8 | CLKOUT ${ }^{[2]}$ | Buffered clock output, internal feedback on this pin |

## Notes

1. Weak pull down.
2. Weak pull down on all outputs.

## Pin Diagram

Figure 2. 16-pin SOIC / TSSOP pinout CY2309

| REF $\square$ | 1 | 16 | CLKOUT |
| :---: | :---: | :---: | :---: |
| CLKA1 $\square$ | 2 | 15 | CLKA4 |
| CLKA2 $\square$ | 3 | 14 | CLKA3 |
| $V_{D D} \square$ | 4 | 13 | $V_{\text {DD }}$ |
| GND ■ | 5 | 12 | GND |
| CLKB1 $\square$ | 6 | 11 | CLKB4 |
| CLKB2 $\square$ | 7 | 10 | CLKB3 |
| S2 $\square$ | 8 |  |  |

## Pin Description

For CY2309

| Pin | Signal |  |
| :---: | :--- | :--- |
| 1 | REF $^{[3]}$ | Input reference frequency, 5-V tolerant input |
| 2 | CLKA1 $^{[4]}$ | Buffered clock output, Bank A |
| 3 | CLKA2 $^{[4]}$ | Buffered clock output, Bank A |
| 4 | V $_{\text {DD }}$ | $3.3-$ V supply |
| 5 | GND $^{2}$ | Ground |
| 6 | CLKB1 $^{[4]}$ | Buffered clock output, Bank B |
| 7 | CLKB2 $^{[4]}$ | Buffered clock output, Bank B |
| 8 | S2 $^{[5]}$ | Select input, bit 2 |
| 9 | S1 $^{[5]}$ | Select input, bit 1 |
| 10 | CLKB3 $^{[4]}$ | Buffered clock output, Bank B |
| 11 | CLKB4 $^{[4]}$ | Buffered clock output, Bank B |
| 12 | GND $^{13}$ | Ground |
| 14 | CLKA3 $^{[4]}$ | Buffered clock output, Bank A |
| 15 | CLKA4 $^{[4]}$ | Buffered clock output, Bank A |
| 16 | CLKOUT $^{[4]}$ | Buffered output, internal feedback on this pin |

[^0]Embedded in Tomorrow

## Select Input Decoding

For CY2309

| S2 | S1 | CLOCK A1-A4 | CLOCK B1-B4 | CLKOUT $^{[6]}$ | Output Source | PLL Shutdown |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Three-state | Three-state | Driven | PLL | N |
| 0 | 1 | Driven | Three-state | Driven | PLL | N |
| 1 | 0 | Driven | Driven | Driven | Reference | Y |
| 1 | 1 | Driven | Driven | Driven | PLL | N |

Figure 3. REF. Input to CLKA/CLKB Delay vs. Loading Difference between CLKOUT and CLKA/CLKB Pins


## Zero Delay and Skew Control

All outputs must be uniformly loaded to achieve zero delay between the input and output. Because the CLKOUT pin is the internal feedback to the PLL, its relative loading can adjust the input-output delay. This is shown in the above graph.
For applications requiring zero input-output delay, all outputs, including CLKOUT, must be equally loaded. Even if CLKOUT is not used, it must have a capacitive load, equal to that on other outputs, for obtaining zero input-output delay. If input to output delay adjustments are required, use Figure 3 to calculate loading differences between the CLKOUT pin and other outputs.

## Note

6. This output is driven and has an internal feedback for the PLL. The load on this output can be adjusted to change the skew between the reference and output.
Absolute Maximum Conditions
Supply voltage to ground potential ............. -0.5 V to +7.0 V
DC input voltage (Except REF) ......... -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$
DC input voltage REF ................................... -0.5 V to 7 V

Absolute Maximum Conditions
Supply voltage to ground potential $\qquad$ -0.5 V to +7.0 V

DC input voltage REF $\qquad$ -0.5 V to 7 V

Storage temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Junction temperature $150^{\circ} \mathrm{C}$
Static discharge voltage (per MIL-STD-883, Method 3015) $\qquad$ > 2,000 V

## Operating Conditions

For CY2305SC-XX and CY2309SC-XX Commercial Temperature Devices

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage | 3.0 | 3.6 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating temperature (ambient temperature) | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{C}_{\mathrm{L}}$ | Load capacitance, below 100 MHz | - | 30 | pF |
| $\mathrm{C}_{\mathrm{L}}$ | Load capacitance, from 100 MHz to 133 MHz | - | 10 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | - | 7 | pF |
| $\mathrm{t}_{\mathrm{PU}}$ | Power-up time for all $\mathrm{V}_{\mathrm{DD}} S$ <br> be monotonic) | 0.05 | 50 | ms |

## Electrical Characteristics

For CY2305SC-XX and CY2309SC-XX Commercial Temperature Devices

| Parameter | Description | Test Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input LOW voltage ${ }^{[7]}$ |  | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH voltage ${ }^{[7]}$ |  | 2.0 | - | V |
| ILL | Input LOW current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | - | 50.0 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {I }}$ | Input HIGH current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ | - | 100.0 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW voltage ${ }^{[8]}$ | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}(-1)$ | - | 0.4 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}(-1 \mathrm{H})$ |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH voltage ${ }^{[8]}$ | $\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}(-1)$ | 2.4 | - | V |
|  |  | $\mathrm{l}_{\mathrm{OH}}=-12 \mathrm{~mA}(-1 \mathrm{H})$ |  |  |  |
| IDD (PD mode) | Power-down supply current | REF $=0 \mathrm{MHz}$ | - | 12.0 | $\mu \mathrm{A}$ |
| IDD | Supply current | Unloaded outputs at 66.67 MHz , SEL inputs at $\mathrm{V}_{\mathrm{SS}}$ | - | 32.0 | mA |

## Notes

7. REF input has a threshold voltage of $\mathrm{V}_{\mathrm{DD}} / 2$.
8. Parameter is guaranteed by design and characterization. Not $100 \%$ tested in production.

## Operating Conditions

For CY2305SI-XX and CY2309SI-XX Industrial Temperature Devices

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage | 3.0 | 3.6 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating temperature (ambient temperature) | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{C}_{\mathrm{L}}$ | Load capacitance, below 100 MHz | - | 30 | pF |
| $\mathrm{C}_{\mathrm{L}}$ | Load capacitance, from 100 MHz to 133 MHz | - | 10 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | - | 7 | pF |
| $\mathrm{t}_{\mathrm{PU}}$ | Power-up time for all $\mathrm{V}_{\mathrm{DD}}$ S to reach minimum specified voltage (power ramps must <br> be monotonic) | 0.05 | 50 | ms |

## Electrical Characteristics

For CY2305SI-XX and CY2309SI-XX Industrial Temperature Devices

| Parameter | Description | Test Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Input LOW voltage ${ }^{\text {[9] }}$ |  | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH voltage ${ }^{\text {[9] }}$ |  | 2.0 | - | V |
| $\mathrm{I}_{\text {IL }}$ | Input LOW current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | - | 50.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ | - | 100.0 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW voltage ${ }^{[10]}$ | $\mathrm{IOL}^{\text {a }}$ - $\mathrm{mA}(-1)$ | - | 0.4 | V |
|  |  | $\mathrm{l}_{\mathrm{OL}}=12 \mathrm{~mA}(-1 \mathrm{H})$ |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH voltage ${ }^{[10]}$ | $\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}(-1)$ | 2.4 | - | V |
|  |  | $\mathrm{l}_{\mathrm{OH}}=-12 \mathrm{~mA}(-1 \mathrm{H})$ |  |  |  |
| IDD (PD mode) | Power-down supply current | REF $=0 \mathrm{MHz}$ | - | 25.0 | $\mu \mathrm{A}$ |
| IDD | Supply current | Unloaded outputs at 66.67 MHz , SEL inputs at $\mathrm{V}_{\mathrm{SS}}$ | - | 35.0 | mA |

## Notes

9. REF input has a threshold voltage of $\mathrm{V}_{\mathrm{DD}} / 2$.
10. Parameter is guaranteed by design and characterization. Not $100 \%$ tested in production.

## Test Circuits

Figure 4. Test Circuits

Test Circuit \# 1


Test Circuit \# 2


For parameter $\mathrm{t}_{8}$ (output slew rate) on -1 H devices

## Thermal Resistance

| Parameter ${ }^{[11]}$ | Description | Test Conditions | 8-pin SOIC | 16-pin SOIC | 16-pin TSSOP | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\theta_{\mathrm{JA}}$ | Thermal resistance (junction to ambient) | Test conditions follow standard test methods and procedures for measuring thermal impedance, in accordance with EIA/JESD51. | 140 | 111 | 117 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{J C}$ | Thermal resistance (junction to case) |  | 54 | 60 | 22 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Note
11. These parameters are guaranteed by design and are not tested.

## Typical Duty Cycle and IDD Trends

For CY2305-1 and CY2309-1 [12, 13]







## Notes

12. Duty cycle is taken from typical chip measured at 1.4 V
13. $I_{D D}$ data is calculated from $I_{D D}=I_{\text {CORE }}+n C V f$, where $I_{\text {CORE }}$ is the unloaded current. ( $n=\#$ of outputs; $C=$ Capacitance load per output $(F)$; $V=$ Supply $\operatorname{Voltage}(V)$; $f=$ frequency (Hz)).

## Typical Duty Cycle and IDD Trends

For CY2305-1H and CY2309-1H ${ }^{[14,15]}$




## Notes

14. Duty cycle is taken from typical chip measured at 1.4 V
15. $I_{D D}$ data is calculated from $I_{D D}=I_{\text {CORE }}+n C V f$, where $I_{C O R E}$ is the unloaded current. ( $n=\#$ of outputs; $C=$ Capacitance load per output $(F) ; V=S u p p l y ~ V o l t a g e ~(V)$; $f=$ frequency $(\mathrm{Hz})$ ).

## Switching Characteristics

For CY2305SC-1 and CY2309SC-1 Commercial Temperature Devices

| Parameter ${ }^{[16]}$ | Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t1 | Output frequency | 30-pF load | 10 | - | 100 | MHz |
|  |  | 10-pF load | 10 | - | 133.33 | MHz |
| $\mathrm{t}_{\mathrm{DC}}$ | Duty cycle ${ }^{[17]}=\mathrm{t}_{2} \div \mathrm{t}_{1}$ | Measured at 1.4 V , $\mathrm{F}_{\text {out }}=66.67 \mathrm{MHz}$ | 40.0 | 50.0 | 60.0 | \% |
| t3 | Rise time ${ }^{[17]}$ | Measured between 0.8 V and 2.0 V | - | - | 2.50 | ns |
| $\mathrm{t}_{4}$ | Fall time ${ }^{[17]}$ | Measured between 0.8 V and 2.0 V | - | - | 2.50 | ns |
| $\mathrm{t}_{5}$ | Output-to-output skew ${ }^{\text {[17] }}$ | All outputs equally loaded | - | 85 | 250 | ps |
| $\mathrm{t}_{6 \mathrm{~A}}$ | Delay, REF rising edge to CLKOUT rising edge ${ }^{[17]}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ | - | 0 | $\pm 350$ | ps |
| $\mathrm{t}_{6 \mathrm{~B}}$ | Delay, REF rising edge to CLKOUT rising edge ${ }^{\text {[17] }}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$. Measured in PLL Bypass Mode, CY2309 device only. | 1 | 5 | 8.7 | ns |
| $\mathrm{t}_{7}$ | Device-to-device skew ${ }^{[17]}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ on the CLKOUT pins of devices | - | - | 700 | ps |
| $\mathrm{t}_{J}$ | Cycle-to-cycle jitter ${ }^{[17]}$ | Measured at 66.67 MHz , loaded outputs | - | 70 | 200 | ps |
| t Lock | PLL lock time ${ }^{[17,18,19]}$ | Stable power supply, valid clock presented on REF pin | - | - | 1.0 | ms |

[^1]
## Switching Characteristics

For CY2305SC-1H and CY2309SC-1H Commercial Temperature Devices

| Parameter ${ }^{[20]}$ | Description | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | Output frequency | 30 pF load | 10 | - | 100 | MHz |
|  |  | 10 pF load | 10 | - | 133.33 | MHz |
| $\mathrm{t}_{\text {DC }}$ | Duty cycle ${ }^{[21]}=\mathrm{t}_{2} \div \mathrm{t}_{1}$ | Measured at 1.4 V, $\mathrm{F}_{\text {out }}=66.67 \mathrm{MHz}$ | 40.0 | 50.0 | 60.0 | \% |
| $\mathrm{t}_{\mathrm{DC}}$ | Duty cycle ${ }^{[21]}=\mathrm{t}_{2} \div \mathrm{t}_{1}$ | Measured at $1.4 \mathrm{~V}, \mathrm{~F}_{\text {out }}<50 \mathrm{MHz}$ | 45.0 | 50.0 | 55.0 | \% |
| $\mathrm{t}_{3}$ | Rise time ${ }^{[21]}$ | Measured between 0.8 V and 2.0 V | - | - | 1.50 | ns |
| $\mathrm{t}_{4}$ | Fall time ${ }^{[21]}$ | Measured between 0.8 V and 2.0 V | - | - | 1.50 | ns |
| $\mathrm{t}_{5}$ | Output-to-output skew ${ }^{[21]}$ | All outputs equally loaded | - | 85 | 250 | ps |
| $\mathrm{t}_{6 \mathrm{~A}}$ | Delay, REF rising edge to CLKOUT rising edge ${ }^{\text {[21] }}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ | - | - | $\pm 350$ | ps |
| ${ }^{6} 6 \mathrm{~B}$ | Delay, REF rising edge to CLKOUT rising edge ${ }^{[21]}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$. <br> Measured in PLL Bypass Mode, <br> CY2309 device only. | 1 | 5 | 8.7 | ns |
| ${ }^{\text {t }}$ | Device-to-device skew ${ }^{[21]}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ on the CLKOUT pins of devices | - | - | 700 | ps |
| $\mathrm{t}_{8}$ | Output slew rate ${ }^{[21]}$ | Measured between 0.8 V and 2.0 V using Test Circuit \#2 | 1 | - |  | V/ns |
| $\mathrm{t}_{J}$ | Cycle-to-cycle jitter ${ }^{[21]}$ | Measured at 66.67 MHz , loaded outputs | - | 60 | 200 | ps |
| tock | PLL lock time ${ }^{[21, ~ 22, ~ 23] ~}$ | Stable power supply, valid clock presented on REF pin | - | - | 1.0 | ms |

[^2]
## Switching Characteristics

For CY2305SI-1 and CY2309SI-1 Industrial Temperature Devices

| Parameter ${ }^{[24]}$ | Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t1 | Output frequency | 30 pF load | 10 | - | 100 | MHz |
|  |  | 10 pF load | 10 | - | 133.33 | MHz |
| $\mathrm{t}_{\mathrm{DC}}$ | Duty cycle ${ }^{[25]}=\mathrm{t}_{2} \div \mathrm{t}_{1}$ | Measured at $1.4 \mathrm{~V}, \mathrm{~F}_{\text {out }}=66.67 \mathrm{MHz}$ | 40.0 | 50.0 | 60.0 | \% |
| t3 | Rise time ${ }^{[25]}$ | Measured between 0.8 V and 2.0 V | - | - | 2.50 | ns |
| $\mathrm{t}_{4}$ | Fall time ${ }^{[25]}$ | Measured between 0.8 V and 2.0 V | - | - | 2.50 | ns |
| $\mathrm{t}_{5}$ | Output-to-output skew ${ }^{[25]}$ | All outputs equally loaded | - | 85 | 250 | ps |
| $\mathrm{t}_{6} \mathrm{~A}$ | Delay, REF rising edge to CLKOUT rising edge ${ }^{[25]}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ | - | - | $\pm 350$ | ps |
| $\mathrm{t}_{6 \mathrm{~B}}$ | Delay, REF rising edge to CLKOUT rising edge ${ }^{[25]}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$. Measured in PLL Bypass Mode, CY2309 device only. | 1 | 5 | 8.7 | ns |
| ${ }^{\text {t }}$ | Device-to-device skew ${ }^{[25]}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ on the CLKOUT pins of devices | - | - | 700 | ps |
| $\mathrm{t}_{J}$ | Cycle-to-cycle jitter ${ }^{[25]}$ | Measured at 66.67 MHz , loaded outputs | - | 70 | 200 | ps |
| tıock | PLL lock time ${ }^{[25,26,27]}$ | Stable power supply, valid clock presented on REF pin | - | - | 1.0 | ms |

## Notes

24. All parameters specified with loaded outputs.
25. Parameter is guaranteed by design and characterization. Not $100 \%$ tested in production.
26. The clock outputs are undefined until PLL is locked.
27. For on the fly change in reference input frequency, PLL lock time is only guaranteed when stop time between change in input reference frequency is $>10 \mu \mathrm{~s}$, Figure 10 .

## Switching Characteristics

For CY2305SI-1H and CY2309SI-1H Industrial Temperature Devices

| Parameter ${ }^{[88]}$ | Description | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | Output frequency | 30 pF load | 10 | - | 100 | MHz |
|  |  | 10 pF load | 10 | - | 133.33 | MHz |
| $\mathrm{t}_{\mathrm{DC}}$ | Duty cycle ${ }^{[29]}=\mathrm{t}_{2} \div \mathrm{t}_{1}$ | Measured at $1.4 \mathrm{~V}, \mathrm{~F}_{\text {out }}=66.67 \mathrm{MHz}$ | 40.0 | 50.0 | 60.0 | \% |
| $\mathrm{t}_{\mathrm{DC}}$ | Duty cycle ${ }^{[29]}=\mathrm{t}_{2} \div \mathrm{t}_{1}$ | Measured at $1.4 \mathrm{~V}, \mathrm{~F}_{\text {out }}<50 \mathrm{MHz}$ | 45.0 | 50.0 | 55.0 | \% |
| $t_{3}$ | Rise time ${ }^{[29]}$ | Measured between 0.8 V and 2.0 V | - | - | 1.50 | ns |
| $\mathrm{t}_{4}$ | Fall time ${ }^{[29]}$ | Measured between 0.8 V and 2.0 V | - | - | 1.50 | ns |
| $\mathrm{t}_{5}$ | Output-to output skew ${ }^{\text {[29] }}$ | All outputs equally loaded | - | 85 | 250 | ps |
| $\mathrm{t}_{6} \mathrm{~A}$ | Delay, REF rising edge to CLKOUT rising edge ${ }^{\text {[29] }}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ | - | - | $\pm 350$ | ps |
| ${ }^{\text {t }}$ 6 | Delay, REF rising edge to CLKOUT rising edge ${ }^{\text {[29] }}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$. Measured in PLL Bypass Mode, CY2309 device only. | 1 | 5 | 8.7 | ns |
| ${ }^{\text {t }}$ | Device-to-device skew ${ }^{[29]}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ on the CLKOUT pins of devices | - | - | 700 | ps |
| $\mathrm{t}_{8}$ | Output slew rate ${ }^{[29]}$ | Measured between 0.8 V and 2.0 V using Test Circuit \#2 | 1 | - | - | V/ns |
| $\mathrm{t}_{J}$ | Cycle-to-cycle jitter ${ }^{[29]}$ | Measured at 66.67 MHz , loaded outputs | - | 60 | 200 | ps |
| tıock | PLL lock time ${ }^{[29,30,31]}$ | Stable power supply, valid clock presented on REF pin | - | - | 1.0 | ms |

[^3]
## Switching Waveforms

Figure 5. Duty Cycle Timing


Figure 6. All Outputs Rise/Fall Time


Figure 7. Output-Output Skew


Figure 8. Input-Output Propagation Delay


Figure 9. Device-Device Skew


Figure 10. Stop Time between Change in Input Reference Frequency


## Ordering Information

For CY2305

| Ordering Code | Package Type | Operating Range |
| :--- | :--- | :--- |
| CY2305SC-1 | 8-pin SOIC (150 Mils) | Commercial |
| CY2305SC-1T | 8-pin SOIC (150 Mils) - Tape and Reel | Commercial |
| Pb-free | 8-pin SOIC (150 Mils) | Commercial |
| CY2305SXC-1 | 8-pin SOIC (150 Mils) - Tape and Reel | Commercial |
| CY2305SXC-1T | 8-pin SOIC (150 Mils) | Industrial |
| CY2305SXI-1 | 8-pin SOIC (150 Mils) - Tape and Reel | Industrial |
| CY2305SXI-1T | 8-pin SOIC (150 Mils) | Commercial |
| CY2305SXC-1H | 8-pin SOIC (150 Mils) - Tape and Reel | Commercial |
| CY2305SXC-1HT | 8-pin SOIC (150 Mils) | Industrial |
| CY2305SXI-1H | 8-pin SOIC (150 Mils) - Tape and Reel | Industrial |
| CY2305SXI-1HT |  |  |

## Ordering Information

For CY2309

| Ordering Code | Package Type | Operating Range |
| :--- | :--- | :--- |
| Pb-free | 16-pin SOIC (150 Mils) | Commercial |
| CY2309SXC-1 | 16-pin SOIC (150 Mils) - Tape and Reel | Commercial |
| CY2309SXC-1T | 16-pin SOIC (150 Mils) | Industrial |
| CY2309SXI-1 | 16-pin SOIC (150 Mils) - Tape and Reel | Industrial |
| CY2309SXI-1T | 16-pin SOIC (150 Mils) | Commercial |
| CY2309SXC-1H | 16-pin SOIC (150 Mils) - Tape and Reel | Commercial |
| CY2309SXC-1HT | 16-pin SOIC (150 Mils) | Industrial |
| CY2309SXI-1H | 16-pin SOIC (150 Mils) - Tape and Reel | Industrial |
| CY2309SXI-1HT | 16-pin TSSOP (4.4 mm) | Commercial |
| CY2309ZXC-1H | 16-pin TSSOP (4.4 mm) - Tape and Reel | Commercial |
| CY2309ZXC-1HT | 16-pin TSSOP (4.4 mm) | Industrial |
| CY2309ZXI-1H | 16-pin TSSOP (4.4 mm) - Tape and Reel | Industrial |
| CY2309ZXI-1HT |  |  |

## Ordering Code Definitions



## Package Drawing and Dimensions

Figure 11. 8-pin SOIC (150 Mils) S0815/SZ815/SW815 Package Outline, 51-85066

1. DIMENSIONS IN INCHES[MM] MIN.

MAX
2. PIN 1 ID IS OPTIONAL

ROUND ON SINGLE LEADFRAME RECTANGULAR ON MATRIX LEADFRAME
3. REFERENCE JEDEC MS-012
4. PACKAGE WEIGHT 0.07 gms

| PART \# |  |
| :--- | :--- |
| S08.15 | STANDARD PKG |
| SZ08.15 | LEAD FREE PKG |
| SW8.15 | LEAD FREE PKG |



51-85066 *H

## Package Drawing and Dimensions (continued)

Figure 12. 16-pin SOIC (150 Mils) S16.15/SZ16.15 Package Outline, 51-85068


NDTE:

1. DIMENSIDNS IN INCHES[MM] MAK.
2. REFERENCE JEDEC MS-012
3. PACKAGE WEIGHT : refer to PMDD spec. 001-04308

| PART \# |  |
| :--- | :--- |
| S16.15 | STANDARD PKG. |
| SZ16.15 | LEAD FREE PKG. |



Figure 13. 16-pin TSSOP (4.40 mm Body) Z16.173/ZZ16.173 Package Outline, 51-85091


DIMENSIINS IN MM[INCHES] $\frac{\text { MIN. }}{\text { MAX. }}$
REFERENCE JEDEC MD-153
PACKAGE WEIGHT 0.05 gms

| PART \# |  |
| :--- | :--- |
| Z16,173 | STANDARD PKG. |
| ZZ16.173 | LEAD FREE PKG. |



51-85091 *E

CY2305

## Acronyms

| Acronym | Description |
| :--- | :--- |
| PCI | Personal Computer Interconnect |
| PLL | Phase Locked Loop |
| SDRAM | Synchronous Dynamic Random Access Memory |
| SOIC | Small Outline Integrated Circuit |
| TSSOP | Thin Small Outline Package |
| ZDB | Zero Delay Buffer |

## Document Conventions

Units of Measure

| Symbol | Unit of Measure |
| :--- | :--- |
| ${ }^{\circ} \mathrm{C}$ | degree Celsius |
| $\mu \mathrm{A}$ | microampere |
| mA | milliampere |
| ms | millisecond |
| MHz | megahertz |
| ns | nanosecond |
| pF | picofarad |
| ps | picosecond |
| V | volt |

Embedded in Tomorrow

## Errata

This section describes the errata for Cypress Zero Delay Clock Buffers of the family CY2305/CY2309. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability.
Contact your local Cypress Sales Representative if you have questions.

## Part Numbers Affected

| Part Number | Device Characteristics |
| :--- | :--- |
| CY2305SC-1 | All Variants |
| CY2305SC-1T | All Variants |
| CY2305SC-1H | All Variants |
| CY2305SC-1HT | All Variants |
| CY2305SI-1H | All Variants |
| CY2305SI-1HT | All Variants |
| CY2305SXC-1 | All Variants |
| CY2305SXC-1T | All Variants |
| CY2305SXI-1 | All Variants |
| CY2305SXI-1H | All Variants |
| CY2305SXC-1HT | All Variants |
| CY2305SXI-1H | All Variants |
| CY2305SXI-1HT | All Variants |
| CY2309NZSXC-1H | All Variants |
| CY2309NZSXC-1HT | All Variants |
| CY2309NZSXI-1H | All Variants |
| CY2309NZSXI-1HT | All Variants |
| CY2309SC-1HT | All Variants |
| CY2309SXC-1H | All Variants |
| CY2309SXC-1HT | All Variants |
| CY2309SXI-1H | All Variants |
| CY2309SXI-1HT | All Variants |
| CY2309ZC-1H | All Variants |
| CY2309ZC-1HT | All Variants |
| CY2309ZXC-1H | All Variants |
| CY2309ZXC-1HT | All Variants |
| CY2309ZXI-1H | All Variants |
| CY2309ZXI-1HT | All Variants |
| CY2309SXC-1 | All Variants |
| CY2309SXC-1T | All Variants |
| CY2309SXI-1 | ATs |
| CY2309SXI-1T | CY23ants |
| CY2309SC-1 | CY2309SC-1T |
| CY2309SXC-1 | AT |

## CY2305/CY2309 Errata Summary

| Items | Part Number | Silicon Revision | Fix Status |
| :---: | :---: | :---: | :--- |
| Start up lock time issue [CY2305] | All | Silicon fixed. New silicon available <br> from WW 25 of 2011 |  |
| Start up lock time issue [CY2309] | All | B | Silicon fixed. New silicon available <br> from WW 10 of 2013 |

## CY2305/CY2309 Qualification Status

Product Status: In production
Qualification report last updated on 11/27/2012 (http://www.cypress.com/?rID=72595)

## 1. Start up lock time issue

■ Problem Definition
Output of CY2305/CY2309 fails to locks within 1 ms (as per data sheet spec)

- Parameters Affected

PLL lock time
■ Trigger Condition(S)
Start up

## ■ Scope of Impact

It can impact the performance of system and its throughput

## ■ Workaround

Apply reference input (RefCIk) before power up (VDD) Input noise propagates to output due to absence of reference input signal during power up. If reference input is present during power up, the noise will not propagate to output and device will start normally without problems.

## - Fix Status

This issue is due to design marginality. Two minor design modifications have been made to address this problem.
$\square$ Addition of VCO bias detector block as shown in the following figure which keeps comparator power down till VCO bias is present and thereby eliminating the propagation of noise to feedback.
$\square$ Bias generator enhancement for successful initialization.


## Document History Page

| Document Title: CY2305/CY2309, Low Cost 3.3 V Zero Delay Buffer Document Number: 38-07140 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
| ** | 110249 | SZV | 10/19/01 | Change from Spec number: 38-00530 to 38-07140 |
| *A | 111117 | CKN | 03/01/02 | Added t6B row to the Switching Characteristics Table; also added the letter "A" to the t6A row Corrected the table title from CY2305SC-IH and CY2309SC-IH to CY2305SI-IH and CY2309SI-IH |
| *B | 117625 | HWT | 10/21/02 | Added eight-pin TSSOP packages (CY2305ZC-1 and CY2305ZC-1T) to the ordering information table. <br> Added the Tape and Reel option to all the existing packages: <br> CY2305SC-1T, CY2305SI-1T, CY2305SC-1HT, CY2305SI-1HT, <br> CY2305ZC-1T, CY2309SC-1T, CY2309SI-1T, CY2309SC-1HT, <br> CY2309SI-1HT, CY2309ZC-1HT, CY2309ZI-1HT |
| *C | 121828 | RBI | 12/14/02 | Power up requirements added to Operating Conditions information |
| *D | 131503 | RGL | 12/12/03 | Added Lead-free for all the devices in the ordering information table |
| *E | 214083 | RGL | See ECN | Added a Lead-free with the new coding for all SOIC devices in the ordering information table |
| *F | 291099 | RGL | See ECN | Added TSSOP Lead-free devices |
| *G | 390582 | RGL | See ECN | Added typical values for jitter |
| *H | 2542461 | AESA | 07/23/08 | Updated template. Added Note "Not recommended for new designs." Added part number CY2305ESXC-1, CY2305ESXC-1T, CY2305ESXI-1, CY2305ESXI-1T, CY2305ESXC-1H, CY2305ESXC-1HT, CY2305ESXI-1H, CY2305ESXI-1HT, CY2309ESXC-1, CY2309ESXC-1T, CY2309ESXI-1, CY2309ESXI-1T, CY2309ESXC-1H, CY2309ESXC-1HT, CY2309ESXI-1H, CY2309ESXI-1HT, CY2309EZXC-1H, CY2309EZXC-1HT, CY2309EZXI-1H, and CY2309EZXI-1HT in ordering information table. <br> Removed part number CY2305SZC-1, CY2305SZC-1T, CY2305SZI-1, <br> CY2305SZI-1T, CY2305SZC-1H, CY2305SZC-1HT, CY2305SZI-1H, <br> CY2305SZI-1HT, CY2309SZC-1, CY2309SZC-1T, CY2309SZI-1, <br> CY2309SZI-1T, CY2309SZC-1H, CY2309SZC-1HT, CY2309SZI-1H, <br> CY2309SZI-1HT, CY2309ZZC-1H, CY2309ZZC-1HT, CY2309ZI-1H, <br> CY2309ZI-1HT, CY2309ZZI-1H, and CY2309ZZI-1HT in Ordering Information table. <br> Changed Lead-Free to Pb-Free. |
| * | 2565153 | AESA | 09/18/08 | Removed part number CY2305ESXC-1, CY2305ESXC-1T, CY2305ESXI-1, CY2305ESXI-1T, CY2305ESXC-1H, CY2305ESXC-1HT, CY2305ESXI-1H, CY2305ESXI-1HT, CY2309ESXC-1, CY2309ESXC-1T, CY2309ESXI-1, CY2309ESXI-1T, CY2309ESXC-1H, CY2309ESXC-1HT, CY2309ESXI-1H, CY2309ESXI-1HT, CY2309EZXC-1H, CY2309EZXC-1HT, CY2309EZXI-1H, and CY2309EZXI-1HT in ordering information table. <br> Removed note references to note 10 in Pb-Free sections of ordering information table. <br> Changed IDD (PD mode) from 12.0 to $25.0 \mu \mathrm{~A}$ for commercial temperature devices <br> Deleted Duty Cycle parameters for $\mathrm{F}_{\text {out }}<50 \mathrm{MHz}$ commercial and industrial devices. |
| *J | 2673353 | $\begin{aligned} & \text { KVM / } \\ & \text { PYRS } \end{aligned}$ | 03/13/09 | Reverted IDD (PD mode) and Duty Cycle parameters back to the values in revision *H: <br> Changed IDD (PD mode) from 25 to $12 \mu \mathrm{~A}$ for commercial devices. Added Duty Cycle parameters for $\mathrm{F}_{\text {out }}<50 \mathrm{MHz}$ for commercial and industrial devices. |

Document History Page (continued)

| Document Title: CY2305/CY2309, Low Cost 3.3 V Zero Delay Buffer Document Number: 38-07140 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
| *K | 2904641 | KVM | 04/05/10 | Updated Ordering Information: <br> Removed parts CY2305SI-1, CY2305SI-1T, CY2309SI-1, CY2309SI-1H, CY2309SI-1HT, CY2309SI-1T. <br> Updated Package Drawing and Dimensions. |
| *L | 3047136 | KVM | 10/04/2010 | Added Ordering Code Definitions under Ordering Information. Updated Package Drawing and Dimensions. Added Acronyms and Units of Measure. |
| *M | 3146330 | CXQ | 01/18/2011 | Added "Not recommended for new designs" statement to Features on page 1. Added 'not recommended for new designs' footnote to all parts in the ordering information table. |
| *N | 3241160 | BASH | 05/09/2011 | Added Footnote 9 on page 6 (CDT 97105). <br> Removed first bullet point "Not recommended for new designs. The CY2305C and CY2309C are form, fit, function compatible devices with improved specifications." from Features section. (CDT 99798). <br> Removed Footnote 20 and all its references from document. (CDT 99798). |
| *O | 3400613 | BASH | 10/10/2011 | Added Footnote 19 and its reference to all PLL lock time parameters throughout the document. <br> Added Figure 10 for Stop Time Illustration. |
| *P | 3859773 | AJU | 01/07/2013 | Updated Ordering Information (Updated part numbers). Updated Ordering Information (Updated part numbers). Updated Package Drawing and Dimensions: spec 51-85068 - Changed revision from *D to *E. |
| *Q | 3997602 | AJU | 05/11/2013 | Updated Package Drawing and Dimensions: spec 51-85066 - Changed revision from *E to *F. Added Errata. |
| *R | 4124780 | CINM | 10/24/2013 | Updated to new template. Completing Sunset Review. |
| *S | 4307827 | CINM | 03/13/2014 | Updated Errata. |
| *T | 4578443 | TAVA | 11/25/2014 | Updated Functional Description: <br> Added "For a complete list of related documentation, click here." at the end. Updated Ordering Information (Updated part numbers). Updated Ordering Information (Updated part numbers). |
| *U | 5206812 | TAVA | 04/05/2016 | Updated Zero Delay and Skew Control: <br> Updated description. <br> Updated Package Drawing and Dimensions: spec 51-85066 - Changed revision from *F to *H. Updated to new template. |
| *V | 5242499 | $\begin{aligned} & \hline \text { SDHK / } \\ & \text { PSR } \end{aligned}$ | 04/26/2016 | Updated Electrical Characteristics: <br> Updated details in "Test Conditions" column corresponding to $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ parameters. <br> Updated Operating Conditions: <br> Added $t_{\text {PU }}$ parameter and its details. <br> Updated Electrical Characteristics: <br> Updated details in "Test Conditions" column corresponding to $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ parameters. <br> Added Thermal Resistance. |
| *W | 5516682 | TAVA | 11/10/2016 | Updated to new template. Completing Sunset Review. |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

| Products |  |
| :--- | ---: |
| ARM ${ }^{\circledR}$ Cortex ${ }^{\circledR}$ Microcontrollers | cypress.com/arm |
| Automotive | cypress.com/automotive |
| Clocks \& Buffers | cypress.com/clocks |
| Interface | cypress.com/interface |
| Internet of Things | cypress.com/iot |
| Lighting \& Power Control | cypress.com/powerpsoc |
| Memory | cypress.com/memory |
| PSoC | cypress.com/psoc |
| Touch Sensing | cypress.com/touch |
| USB Controllers | cypress.com/usb |
| Wireless/RF | cypress.com/wireless |

## PSoC ${ }^{\circledR}$ Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

## Cypress Developer Community

Forums | Projects | Video | Blogs | Training | Components

## Technical Support

cypress.com/support

[^4]
[^0]:    Notes
    3. Weak pull down.
    4. Weak pull down on all outputs.
    5. Weak pull ups on these inputs.

[^1]:    Notes
    16. All parameters specified with loaded outputs.
    17. Parameter is guaranteed by design and characterization. Not $100 \%$ tested in production.
    18. The clock outputs are undefined until PLL is locked.
    19. For on the fly change in reference input frequency, PLL lock time is only guaranteed when stop time between change in input reference frequency is $>10 \mu \mathrm{~s}$, Figure 10.

[^2]:    Notes
    20. All parameters specified with loaded outputs.
    21. Parameter is guaranteed by design and characterization. Not $100 \%$ tested in production.
    22. The clock outputs are undefined until PLL is locked.
    23. For on the fly change in reference input frequency, PLL lock time is only guaranteed when stop time between change in input reference frequency is $>10 \mu \mathrm{~s}$, Figure 10 .

[^3]:    Notes
    28. All parameters specified with loaded outputs.
    29. Parameter is guaranteed by design and characterization. Not $100 \%$ tested in production.
    30. The clock outputs are undefined until PLL is locked.
    31. For on the fly change in reference input frequency, PLL lock time is only guaranteed when stop time between change in input reference frequency is > $10 \mu \mathrm{~s}$, Figure 10 .

[^4]:    © Cypress Semiconductor Corporation 2001-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other
     hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either
    
    
     is prohibited.
    CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
     assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole
     and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

    Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

