

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# 2.5 V or 3.3 V, 200 MHz, 11 Output Zero Delay Buffer

#### **Features**

- Output frequency range: 16.67 MHz to 200 MHz
- Input frequency range: 16.67 MHz to 200 MHz
- 2.5 V or 3.3 V operation
- Split 2.5 V and 3.3 V outputs
- ±2% maximum output duty cycle variation
- 11 clock outputs: drive up to 22 clock lines
- LVCMOS reference clock input
- 125 ps maximum output-output skew
- PLL bypass mode
- Spread Aware<sup>™</sup>
- Output enable and disable
- Pin compatible with MPC9352 and MPC952
- Industrial temperature range: -40 °C to +85 °C
- 32-pin 1.4 mm TQFP package

# **Description**


The CY29352 is a low voltage high performance 200 MHz PLL based zero delay buffer designed for high speed clock distribution applications.

The CY29352 features an LVCMOS reference clock input and provides 11 outputs partitioned in three banks of five, four, and two outputs. Bank A divides the VCO output by four and six while bank B divides by four and two, and bank C divides by two and four per SEL(A:C) settings, see Function Table on page 4. These dividers allow output to input ratios of 3:1, 2:1, 3:2, 1:1, 2:3, 1:2, and 1:3. Each LVCMOS compatible output drives 50  $\Omega$  series or parallel terminated transmission lines. For series terminated transmission lines, each output drives one or two traces, giving the device an effective fanout of 1:22.

The PLL is stable if the VCO is configured to run between 200 MHz to 500 MHz. This allows a wide range of output frequencies from 16.67 MHz to 200 MHz. For normal operation, the external feedback input, FB\_IN, is connected to one of the outputs. The internal VCO runs at multiples of the input reference clock set by the feedback divider, see Frequency Table on page 4. When PLL\_EN# is HIGH, PLL is bypassed and the reference clock directly feeds the output dividers. This mode is fully static and the minimum input clock frequency specification does not apply.

For a complete list of related documentation, click here.

# **Block Diagram**





# Contents


Pinouts	3
Pin Definitions	3
Frequency Table	4
Function Table	4
Absolute Maximum Conditions	5
DC Parameters	5
DC Parameters	6
AC Parameters	7
AC Parameters	8
Ordering Information	10
Ordering Code Definitions	10

Package Drawing and Dimension	11
Acronyms	12
Document Conventions	12
Units of Measure	12
Document History Page	13
Sales, Solutions, and Legal Information	14
Worldwide Sales and Design Support	14
Products	14
PSoC® Solutions	14
Cypress Developer Community	14
Technical Support	14



### **Pinouts**

Figure 1. 32-pin TQFP pinout



### **Pin Definitions**

Pin	Name	I/O <sup>[1]</sup>	Туре	Description
6	REFCLK	I, PD	LVCMOS	Reference clock input
12, 14, 15, 18, 19	QA(0:4)	0	LVCMOS	Clock output bank A
22, 23, 26, 27	QB(0:3)	0	LVCMOS	Clock output bank B
30, 31	QC(0,1)	0	LVCMOS	Clock output bank C
8	FB_IN	I, PD	LVCMOS	Feedback clock input. Connect to an output for normal operation. This input must be at the same voltage rail as input reference clock, see Frequency Table on page 4.
1	VCO_SEL	I, PD	LVCMOS	VCO divider select input, see Function Table on page 4.
5	MR/OE#	I, PD	LVCMOS	Master reset or output enable and disable input, see Function Table on page 4.
9	PLL_EN#	I, PD	LVCMOS	PLL enable and disable input, see Function Table on page 4.
2, 3, 4	SEL(A:C)	I, PD	LVCMOS	Frequency select input, bank (A:C), see Function Table on page 4.
16, 20	$V_{\mathrm{DDQA}}$	Supply	$V_{DD}$	2.5 V or 3.3 V power supply for bank A output clocks [2, 3]
21, 25	$V_{\rm DDQB}$	Supply	$V_{DD}$	2.5 V or 3.3 V power supply for bank B output clocks [2, 3]
32	$V_{DDQC}$	Supply	$V_{DD}$	2.5 V or 3.3 V power supply for bank C output clocks [2, 3]
10	$AV_DD$	Supply	$V_{DD}$	2.5 V or 3.3 V power supply for PLL [2, 3]
11	$V_{DD}$	Supply	$V_{DD}$	2.5 V or 3.3 V power supply for core and inputs [2, 3]
7	AV <sub>SS</sub>	Supply	Ground	Analog ground
13, 17, 24, 28, 29	V <sub>SS</sub>	Supply	Ground	Common ground

#### Notes

- 1. PD = Internal pull down.
- A 0.1-μF bypass capacitor must be placed as close as possible to each positive power pin (< 0.2"). If these bypass capacitors are not close to the pins, the high frequency filtering characteristics are cancelled by the lead inductance of the traces.</li>
- 3. AV<sub>DD</sub> and V<sub>DD</sub> pins must be connected to a power supply level that is at least equal or higher than that of V<sub>DDQA</sub>, V<sub>DDQB</sub>, and V<sub>DDQC</sub> power supply pins.



# Frequency Table

VCO_SEL	Feedback Output Divider	vco	Input Frequency Range (AVDD = 3.3 V)	Input Frequency Range (AVDD = 2.5 V)
0	÷2	Input clock * 2	100 MHz to 200 MHz	100 MHz to 200 MHz
0	÷4	Input clock * 4	50 MHz to 125 MHz	50 MHz to 100 MHz
0	÷6	Input clock * 6	33.33 MHz to 83.33 MHz	33.33 MHz to 66.67 MHz
1	÷2	Input clock * 4	50 MHz to 125 MHz	50 MHz to 100 MHz
1	÷4	Input clock * 8	25 MHz to 62.5 MHz	25 MHz to 50 MHz
1	÷6	Input clock * 12	16.67 MHz to 41.67 MHz	16.67 MHz to 33.33 MHz

# **Function Table**

Control	Default	0	1
VCO_SEL	0	VCO	VCO ÷ 2
PLL_EN#	0	PLL enabled, the VCO output connects to the output dividers	Bypass mode, PLL disabled, the input clock connects to the output dividers
MR/OE#	0	Outputs enabled	Outputs disabled (three-state), VCO runs at its minimum frequency
SELA	0	QA = VCO ÷ 4	QA = VCO ÷ 6
SELB	0	QB = VCO ÷ 4	QB = VCO ÷ 2
SELC	0	QC = VCO ÷ 2	QC = VCO ÷ 4



# **Absolute Maximum Conditions**

Parameter	Description	Condition	Min	Max	Unit
$V_{DD}$	DC supply voltage		-0.3	5.5	V
$V_{DD}$	DC operating voltage	Functional	2.375	3.465	V
V <sub>IN</sub>	DC input voltage	Relative to V <sub>SS</sub>	-0.3	V <sub>DD</sub> + 0.3	V
V <sub>OUT</sub>	DC output voltage	Relative to V <sub>SS</sub>	-0.3	V <sub>DD</sub> + 0.3	V
V <sub>TT</sub>	Output termination voltage		-	$V_{DD} \div 2$	V
LU	Latch up immunity	Functional	200	-	mA
R <sub>PS</sub>	Power supply ripple	Ripple frequency < 100 kHz	-	150	mVp-p
T <sub>S</sub>	Temperature, storage	Non functional	-65	+150	°C
T <sub>A</sub>	Temperature, operating ambient	Functional	-40	+85	°C
T <sub>J</sub>	Temperature, junction	Functional	-	155	°C
Ø <sub>JC</sub>	Dissipation, junction to case	Functional	_	42	°C/W
$\emptyset_{JA}$	Dissipation, junction to ambient	Functional	_	105	°C/W
ESD <sub>H</sub>	ESD protection (human body model)		2000	_	V
FIT	Failure in time	Manufacturing test	1	0	ppm

# **DC Parameters**

 $(V_{DD} = 2.5 \text{ V} \pm 5\%, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$ 

Parameter	Description	Condition	Min	Тур	Max	Unit
V <sub>IL</sub>	Input voltage, low	LVCMOS	_	-	0.7	V
V <sub>IH</sub>	Input voltage, high	LVCMOS	1.7	-	V <sub>DD</sub> + 0.3	V
V <sub>OL</sub>	Output voltage, low <sup>[4]</sup>	I <sub>OL</sub> = 15 mA		-	0.6	V
V <sub>OH</sub>	Output voltage, high <sup>[4]</sup>	I <sub>OH</sub> = -15 mA	1.8	-		V
I <sub>IL</sub>	Input current, low	V <sub>IL</sub> = V <sub>SS</sub>	_	-	-10	μΑ
I <sub>IH</sub>	Input current, high <sup>[5]</sup>	$V_{IL} = V_{DD}$	_	_	100	μΑ
I <sub>DDA</sub>	PLL supply current	AV <sub>DD</sub> only	_	5	10	mA
I <sub>DDQ</sub>	Quiescent supply current	All V <sub>DD</sub> pins except AV <sub>DD</sub>	_	3	5	mA
I <sub>DD</sub>	Dynamic supply current		_	170		mA
C <sub>IN</sub>	Input pin capacitance		_	4		pF
Z <sub>OUT</sub>	Output impedance		_	17–20		Ω

Document Number: 38-07476 Rev. \*E

<sup>Notes
4. Driving one 50 Ω parallel terminated transmission line to a termination voltage of V<sub>TT</sub>. Alternatively, each output drives up to two 50 Ω series terminated transmission lines.
5. Inputs have pull down resistors that affect the input current.</sup> 



# **DC Parameters**

 $(V_{DD} = 3.3 \text{ V} \pm 5\%, T_{A} = -40 \,^{\circ}\text{C to} +85 \,^{\circ}\text{C})$ 

Parameter	Description	Condition	Min	Тур	Max	Unit
V <sub>IL</sub>	Input voltage, low	LVCMOS	_	_	0.8	V
V <sub>IH</sub>	Input voltage, high	LVCMOS	2.0	_	V <sub>DD</sub> + 0.3	V
V <sub>OL</sub>	Output voltage, low <sup>[6]</sup>	I <sub>OL</sub> = 24 mA	_	_	0.55	V
		I <sub>OL</sub> = 12 mA	_	_	0.30	
V <sub>OH</sub>	Output voltage, high <sup>[6]</sup>	I <sub>OH</sub> = –24 mA	2.4	_	_	V
I <sub>IL</sub>	Input current, low	V <sub>IL</sub> = V <sub>SS</sub>	_	_	-10	μΑ
I <sub>IH</sub>	Input current, high <sup>[7]</sup>	$V_{IL} = V_{DD}$	_	_	100	μΑ
I <sub>DDA</sub>	PLL supply current	AV <sub>DD</sub> only	_	5	10	mA
V <sub>IL</sub>	Input voltage, low	LVCMOS	_	_	0.8	V
V <sub>IH</sub>	Input voltage, high	LVCMOS	2.0	_	V <sub>DD</sub> + 0.3	V
V <sub>OL</sub>	Output voltage, low <sup>[6]</sup>	I <sub>OL</sub> = 24 mA	_	_	0.55	V
		I <sub>OL</sub> = 12 mA	_	_	0.30	
V <sub>OH</sub>	Output voltage, high <sup>[6]</sup>	I <sub>OH</sub> = -24 mA	2.4	_	_	V
I <sub>IL</sub>	Input current, low	V <sub>IL</sub> = V <sub>SS</sub>	_	_	-10	μΑ
I <sub>IH</sub>	Input current, high <sup>[7]</sup>	$V_{IL} = V_{DD}$	_	_	100	μΑ
I <sub>DDA</sub>	PLL supply current	AV <sub>DD</sub> only	_	5	10	mA
I <sub>DDQ</sub>	Quiescent supply current	All V <sub>DD</sub> pins except AV <sub>DD</sub>	_	3	5	mA
I <sub>DD</sub>	Dynamic supply current		_	240	_	mA
C <sub>IN</sub>	Input pin capacitance		_	4	_	pF
Z <sub>OUT</sub>	Output impedance		-	14–17	-	Ω

<sup>Notes
6. Driving one 50 Ω parallel terminated transmission line to a termination voltage of V<sub>TT</sub>. Alternatively, each output drives up to two 50 Ω series terminated transmission lines.
7. Inputs have pull down resistors that affect the input current.</sup> 



# **AC Parameters**

 $(V_{DD} = 2.5 \text{ V} \pm 5\%, T_A = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C})$ 

Parameter [8]	Description	Condition	Min	Тур	Max	Unit
$f_{VCO}$	VCO frequency		200	-	400	MHz
f <sub>in</sub>	Input frequency	÷2 feedback	100	-	200	MHz
		÷4 feedback	50	-	100	1
		÷6 feedback	33.33	-	66.67	
		÷8 feedback	25	-	50	
		÷12 feedback	16.67	-	33.33	
		Bypass mode (PLL_EN# = 1)	0	_	200	1
f <sub>refDC</sub>	Input duty cycle		25	-	75	%
t <sub>r</sub> , t <sub>f</sub>	TCLK input rise and fall time	0.7 V to 1.7 V	_	_	1.0	ns
f <sub>MAX</sub>	Maximum output frequency	÷2 output	100	_	200	MHz
		÷4 output	50	_	100	1
		÷6 output	33.33	_	66.67	7
		÷8 output	25	-	50	
		÷12 output	16.67	-	33.33	
DC	Output duty cycle	f <sub>MAX</sub> < 100 MHz	47	-	53	%
		f <sub>MAX</sub> > 100 MHz	44	-	56	
t <sub>r</sub> , t <sub>f</sub>	Output rise and fall times	0.6 V to 1.8 V	0.1	-	1.0	ns
t <sub>(\phi)</sub>	Propagation delay (static phase offset)	TCLK to FB_IN, same V <sub>DD</sub> , does not include jitter	-100	_	100	ps
t <sub>sk(O)</sub>	Output to output skew	Skew within bank	_	_	125	ps
t <sub>sk(B)</sub>	Bank to bank skew	Banks at same voltage, same frequency	_	_	175	ps
		Banks at same voltage, different frequency	-	_	225	
t <sub>PLZ, HZ</sub>	Output disable time		-	-	8	ns
t <sub>PZL, ZH</sub>	Output enable time		-	-	10	ns
BW	PLL closed loop bandwidth	÷2 feedback	_	2	_	MHz
	(–3 dB)	÷4 feedback	-	1–1.5	-	1
		÷6 feedback	-	0.6	-	7
		÷8 feedback	_	0.75	_	7
		÷12 feedback	-	0.5	-	7
t <sub>JIT(CC)</sub>	Cycle to cycle jitter	Same frequency	-	_	100	ps
		Multiple frequencies	_	_	300	7
t <sub>JIT(PER)</sub>	Period jitter	Same frequency	_	_	100	ps
, ,		Multiple frequencies	_	_	150	1
$t_{JIT(\phi)}$	IO phase jitter	VCO < 300 MHz	_	150	_	ps
		VCO > 300 MHz	_	100	_	1
t <sub>LOCK</sub>	Maximum PLL lock time		_	_	1	ms

Document Number: 38-07476 Rev. \*E

Note
 8. AC characteristics apply for parallel output termination of 50 Ω to V<sub>TT</sub>. Outputs are at the same supply voltage unless otherwise stated. Parameters are guaranteed by characterization and are not 100% tested.



# **AC Parameters**

 $(V_{DD} = 3.3 \text{ V} \pm 5\%, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$ 

Parameter [9]	Description	Condition	Min	Тур	Max	Unit
$f_{VCO}$	VCO frequency		200	_	500	MHz
f <sub>in</sub>	Input frequency	÷2 feedback	100	_	200	MHz
		÷4 feedback	50	_	125	1
		÷6 feedback	33.33	_	83.33	
		÷8 feedback	25	_	62.5	
		÷12 feedback	16.67	_	41.67	
		Bypass mode (PLL_EN# = 1)	0	_	200	7
f <sub>refDC</sub>	Input duty cycle		25	_	75	%
t <sub>r</sub> , t <sub>f</sub>	TCLK input rise and fall time	0.8 V to 2.0 V	_	_	1.0	ns
f <sub>MAX</sub>	Maximum output frequency	÷2 output	100	_	200	MHz
		÷4 output	50	_	125	7
		÷6 output	33.33	_	83.33	7
		÷8 output	25	_	62.5	7
		÷12 output	16.67	_	41.67	7
DC	Output duty cycle	f <sub>MAX</sub> < 100 MHz	48	_	52	%
			_	_	-	7
t <sub>(\phi)</sub>	Propagation delay (static phase offset)	TCLK to FB_IN, same V <sub>DD</sub> , does not include jitter	-100	-	200	ps
t <sub>sk(O)</sub>	Output to output skew	Skew within each Bank	_	_	125	ps
t <sub>sk(B)</sub>	Bank to bank skew	Banks at same voltage, same frequency	-	_	175	ps
		Banks at same voltage, different frequency	-	_	235	
		Banks at different voltage	_	-	425	7
t <sub>PLZ, HZ</sub>	Output disable time		_	_	8	ns
t <sub>PZL, ZH</sub>	Output enable time		_	-	10	ns
BW	PLL closed loop bandwidth	÷2 feedback	_	2	-	MHz
	(–3 dB)	÷4 feedback	_	1–1.5	-	7
		÷6 feedback	_	0.6	-	7
		÷8 feedback	_	0.75	-	7
		÷12 feedback	_	0.5	-	7
t <sub>JIT(CC)</sub>	Cycle to cycle jitter	Same frequency	_	_	100	ps
		Multiple frequencies	_	_	275	7
t <sub>JIT(PER)</sub>	Period jitter	Same frequency	_	_	100	ps
, ,		Multiple frequencies	_	_	150	1
$t_{JIT(\phi)}$	IO phase jitter	VCO < 300 MHz	-	150	-	ps
		VCO > 300 MHz	-	100	-	1
t <sub>LOCK</sub>	Maximum PLL lock time		_	-	1	ms

Document Number: 38-07476 Rev. \*E

Note
 9. AC characteristics apply for parallel output termination of 50 Ω to V<sub>TT</sub>. Outputs are at the same supply voltage unless otherwise stated. Parameters are guaranteed by characterization and are not 100% tested.



Figure 2. AC Test Reference for  $V_{DD}$  = 3.3 V / 2.5 V




Figure 3. Propagation Delay  $t(\phi)$ , Static Phase Offset




Figure 4. Output Duty Cycle (DC)





Figure 5. Output to Output Skew,  $t_{\rm sk(O)}$ 






# **Ordering Information**

Part Number	Package Type	Product Flow
Pb-free		
CY29352AXI	32-pin TQFP	Industrial, –40 °C to +85 °C
CY29352AXIT	32-pin TQFP – Tape and Reel	Industrial, –40 °C to 85 °C


# **Ordering Code Definitions**





# **Package Drawing and Dimension**

Figure 6. 32-pin TQFP (7 × 7 × 1.4 mm) Package Outline, 51-85088



51-85088 \*E



# Acronyms

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
ESD	electrostatic discharge
I/O	Input/Output
LVCMOS	Low Voltage Complementary Metal Oxide Semiconductor
LVTTL	Low Voltage Transistor-Transistor Logic
PLL	Phase Locked Loop
TQFP	Thin Quad Flat Pack
VCO	Voltage-Controlled Oscillator

# **Document Conventions**

# **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
Hz	hertz			
kHz	kilohertz			
kV	kilovolt			
MHz	megahertz			
μΑ	microampere			
mA	milliampere			
ms	millisecond			
mV	millivolt			
ns	nanosecond			
Ω	ohm			
ppm	parts per million			
%	percent			
pF	picofarad			
ps	picosecond			
V	volt			
W	watt			



# **Document History Page**

Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	124654	03/21/03	RGL	New Data Sheet
*A	739798	See ECN	RGL	Removed the leaded parts and replaced by lead-free parts
*B	1923227	See ECN	PYG/KVM / AESA	Corrected package thickness from 1.0 mm to 1.4 mm in Features section or page 1 and in Figure 5.
*C	3163592	02/05/2011	CXQ	Added Ordering Code Definitions. Updated Package Drawing and Dimension. Added Acronyms and Units of Measure. Updated in new template.
*D	4311272	03/17/2014	CINM	Updated Package Drawing and Dimension: spec 51-85088 – Changed revision from *C to *E.  Updated in new template.  Completing Sunset Review.
*E	4587350	12/05/2014	AJU	Added related documentation hyperlink in page 1.



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2003-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.