

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# 2.5 V or 3.3 V, 200 MHz, 1:10 Clock Distribution Buffer

#### **Features**

- 2.5 V or 3.3 V operation
- 200-MHz clock support
- Two LVCMOS-/LVTTL-compatible inputs
- Ten clock outputs: drive up to 20 clock lines
- 1× or 1/2× configurable outputs
- Output three-state control
- 250-ps max output-to-output skew
- Pin-compatible with MPC946, MPC9446
- Available in commercial and industrial temperature range
- 32-pin TQFP package

#### **Functional Description**


The CY29946 is a low-voltage 200-MHz clock distribution buffer with the capability to select one of two LVCMOS/LVTTL compatible input clocks. These clock sources can be used to provide for test clocks as well as the primary system clocks. All other control inputs are LVCMOS/LVTTL compatible. The 10 outputs are LVCMOS or LVTTL compatible and can drive  $50~\Omega$  series or parallel terminated transmission lines. For series terminated transmission lines, each output can drive one or two traces giving the device an effective fanout of 1:20.

The CY29946 is capable of generating 1× and 1/2× signals from a 1× source. These signals are generated and retimed internally to ensure minimal skew between the 1× and 1/2× signals. SEL(A:C) inputs allow flexibility in selecting the ratio of 1× to1/2× outputs.

The CY29946 outputs can also be three-stated via MR/OE# input. When MR/OE# is set HIGH, it resets the internal flip-flops and three-states the outputs.


For a complete list of related documentation, click here.

# **Block Diagram**





# **Pin Configuration**



# **Pin Description**

| Pin                          | Name      | PWR  | I/O <sup>[1]</sup> | Description                                                                                                                                                                                                                                                                                                                        |
|------------------------------|-----------|------|--------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 3, 4                         | TCLK(0,1) |      | I, PU              | External Reference/Test Clock Input                                                                                                                                                                                                                                                                                                |
| 26, 28, 30                   | QA(2:0)   | VDDC | 0                  | Clock Outputs                                                                                                                                                                                                                                                                                                                      |
| 19, 21, 23                   | QB(2:0)   | VDDC | 0                  | Clock Outputs                                                                                                                                                                                                                                                                                                                      |
| 10, 12, 14, 16               | QC(0:3)   | VDDC | 0                  | Clock Outputs                                                                                                                                                                                                                                                                                                                      |
| 5, 6, 7                      | DSEL(A:C) |      | I, PD              | <b>Divider Select Inputs</b> . When HIGH, selects ÷2 input divider. When LOW, selects ÷1 input divider.                                                                                                                                                                                                                            |
| 1                            | TCLK_SEL  |      | I, PD              | TCLK Select Input. When LOW, TCLK0 clock is selected and when HIGH TCLK1 is selected.                                                                                                                                                                                                                                              |
| 32                           | MR/OE#    |      | I, PD              | Output Enable Input. When asserted LOW, the outputs are enabled and when asserted HIGH, internal flip-flops are reset and the outputs are three-stated. If more than 1 Bank is being used in /2 Mode, a reset must be performed (MR/OE# Asserted High) after power-up to ensure all internal flip-flops are set to the same state. |
| 9, 13, 17, 18, 22,<br>25, 29 | VDDC      |      |                    | 2.5 V or 3.3 V Power Supply for Output Clock Buffers                                                                                                                                                                                                                                                                               |
| 2                            | VDD       |      |                    | 2.5 V or 3.3 V Power Supply                                                                                                                                                                                                                                                                                                        |
| 8, 11, 15, 20, 24,<br>27, 31 | VSS       |      |                    | Common Ground                                                                                                                                                                                                                                                                                                                      |

#### Note

<sup>1.</sup> PD = Internal pull-down. PU = Internal pull-up.



# Absolute Maximum Conditions[2]

| Maximum Input Voltage Relative to $V_{SS}$ | V <sub>SS</sub> – 0.3 V |
|--------------------------------------------|-------------------------|
| Maximum Input Voltage Relative to $V_{DD}$ | V <sub>DD</sub> + 0.3 V |
| Storage Temperature                        | . –65 °C to +150 °C     |
| Operating Temperature                      | –40 °C to +85 °C        |
| Maximum ESD protection                     | 2 kV                    |
| Maximum Power Supply                       | 5.5 V                   |
| Maximum Input Current                      | ±20 mA                  |

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range:

$$V_{SS} < (V_{in} \text{ or } V_{out}) < V_{DD}$$
.

Unused inputs must always be tied to an appropriate logic voltage level (either  $\rm V_{SS}$  or  $\rm V_{DD}).$ 

# **DC Electrical Specifications**

 $V_{DD}$  =  $V_{DDC}$  = 3.3 V ± 10% or 2.5 V ± 5%, over the specified temperature range

| Parameter        | Description                        | Conditions                                             | Min             | Тур | Max      | Unit |
|------------------|------------------------------------|--------------------------------------------------------|-----------------|-----|----------|------|
| V <sub>IL</sub>  | Input Low Voltage                  |                                                        | V <sub>SS</sub> | _   | 0.8      | V    |
| V <sub>IH</sub>  | Input High Voltage                 |                                                        | 2.0             | _   | $V_{DD}$ | V    |
| I <sub>IL</sub>  | Input Low Current <sup>[3]</sup>   |                                                        | _               | _   | -100     | μA   |
| I <sub>IH</sub>  | Input High Current <sup>[3]</sup>  |                                                        | _               | _   | 100      | μA   |
| V <sub>OL</sub>  | Output Low Voltage <sup>[4]</sup>  | I <sub>OL</sub> = 20 mA                                | _               | _   | 0.4      | V    |
| V <sub>OH</sub>  | Output High Voltage <sup>[4]</sup> | $I_{OH} = -20 \text{ mA}, V_{DD} = 3.3 \text{ V}$      | 2.5             | _   | _        | V    |
|                  |                                    | $I_{OH} = -20 \text{ mA}, V_{DD} = 2.5 \text{ V}$      | 1.8             | _   | _        |      |
| I <sub>DDQ</sub> | Quiescent Supply Current           |                                                        | -               | 5   | 7        | mA   |
| I <sub>DD</sub>  | Dynamic Supply Current             | V <sub>DD</sub> = 3.3 V, Outputs @ 100 MHz, CL = 30 pF | _               | 130 | _        | mA   |
|                  |                                    | V <sub>DD</sub> = 3.3 V, Outputs @ 160 MHz, CL = 30 pF | _               | 225 | _        |      |
|                  |                                    | V <sub>DD</sub> = 2.5 V, Outputs @ 100 MHz, CL = 30 pF | -               | 95  | _        |      |
|                  |                                    | V <sub>DD</sub> = 2.5 V, Outputs @ 160 MHz, CL = 30 pF | _               | 160 | _        |      |
| Z <sub>Out</sub> | Output Impedance                   | V <sub>DD</sub> = 3.3 V                                | 12              | 15  | 18       | W    |
|                  |                                    | V <sub>DD</sub> = 2.5 V                                | 14              | 18  | 22       |      |
| C <sub>in</sub>  | Input Capacitance                  |                                                        | _               | 4   | _        | pF   |

## Thermal Resistance

| Parameter [5] | Description                           | Test Conditions                                                                                 | 32-pin TQFP | Unit |
|---------------|---------------------------------------|-------------------------------------------------------------------------------------------------|-------------|------|
| U/A           | ,                                     | Test conditions follow standard test methods and procedures for measuring thermal impedance, in | 65          | °C/W |
| - 30          | Thermal resistance (junction to case) | accordance with EIA/JESD51.                                                                     | 12          | °C/W |

#### Notes

- 2. **Multiple Supplies:** The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is not required.
- 3. Inputs have pull-up/pull-down resistors that effect input current.
- 4. Driving series or parallel terminated 50  $\Omega$  (or 50  $\Omega$  to  $V_{DD}/2$ ) transmission lines.
- 5. These parameters are guaranteed by design and are not tested.



# **AC Electrical Specifications**

 $V_{DD}$  =  $V_{DDC}$  = 3.3 V ± 10% or 2.5 V ± 5%, over the specified temperature range<sup>[6]</sup>

| Parameter                           | Description                                 | Conditions                              | Min  | Тур | Max  | Unit |
|-------------------------------------|---------------------------------------------|-----------------------------------------|------|-----|------|------|
| F <sub>max</sub>                    | Input Frequency <sup>[7]</sup>              | V <sub>DD</sub> = 3.3 V                 | _    | _   | 200  | MHz  |
|                                     |                                             | V <sub>DD</sub> = 2.5 V                 | _    | _   | 170  | 1    |
| T <sub>pd</sub>                     | TTL_CLK To Q Delay <sup>[7]</sup>           |                                         | 5.0  | _   | 11.5 | ns   |
| F <sub>outDC</sub>                  | Output Duty Cycle <sup>[7, 8]</sup>         | Measured at V <sub>DD</sub> /2          | 45   | _   | 55   | %    |
| t <sub>pZL</sub> , t <sub>pZH</sub> | Output enable time (all outputs)            |                                         | 2    | _   | 10   | ns   |
| $t_{pLZ}, t_{pHZ}$                  | Output disable time (all outputs)           |                                         | 2    | _   | 10   | ns   |
| T <sub>skew</sub>                   | Output-to-Output Skew <sup>[7, 9]</sup>     |                                         | _    | 150 | 250  | ps   |
| T <sub>skew(pp)</sub>               | Part-to-Part Skew <sup>[10]</sup>           |                                         | _    | 2.0 | 4.5  | ns   |
| $T_r/T_f$                           | Output Clocks Rise/Fall Time <sup>[9]</sup> | 0.8 V to 2.0 V, V <sub>DD</sub> = 3.3 V | 0.10 | _   | 1.0  | ns   |
|                                     |                                             | 0.6 V to 1.8 V, V <sub>DD</sub> = 2.5 V | 0.10 | _   | 1.3  | ]    |

<sup>Notes
Parameters are guaranteed by design and characterization. Not 100% tested in production. All parameters specified with loaded outputs.
Outputs driving 50Ω transmission lines.
50% input duty cycle.
See Figure 1 on page 5.
Part-to-Part skew at a given temperature and voltage.</sup> 



Figure 1. LVCMOS\_CLK CY29946 Test Reference for  $\rm V_{CC}$  = 3.3 V and  $\rm V_{CC}$  = 2.5 V




Figure 2. LVCMOS Propagation Delay (T<sub>PD</sub>) Test Reference




Figure 3. Output Duty Cycle (FoutDC)





Figure 4. Output-to-Output Skew  $t_{sk(0)}$ 






# **Ordering Information**


| Part Number | Package Type                | Production Flow              |
|-------------|-----------------------------|------------------------------|
| CY29946AXC  | 32-pin TQFP                 | Commercial, 0 °C to +70 °C   |
| CY29946AXCT | 32-pin TQFP – Tape and Reel | Commercial, 0 °C to +70 °C   |
| CY29946AXI  | 32-pin TQFP                 | Industrial, –40 °C to +85 °C |
| CY29946AXIT | 32-pin TQFP – Tape and Reel | Industrial, –40 °C to +85 °C |

### **Ordering Code Definitions**



# **Package Drawing and Dimensions**

Figure 5. 32-pin TQFP 7 × 7 × 1.0 mm A3210



Document Number: 38-07286 Rev. \*J



# **Acronyms**

| Acronym                                                    | Description             |
|------------------------------------------------------------|-------------------------|
| ESD                                                        | electrostatic discharge |
| I/O input/output                                           |                         |
| LVCMOS low voltage complementary metal oxide semiconductor |                         |
| LVTTL low-voltage transistor-transistor logic              |                         |
| TQFP thin quad flat pack                                   |                         |

# **Document Conventions**

# **Units of Measure**

| Symbol | Unit of Measure |  |  |  |
|--------|-----------------|--|--|--|
| °C     | degree Celsius  |  |  |  |
| kV     | kilovolt        |  |  |  |
| MHz    | megahertz       |  |  |  |
| μΑ     | microampere     |  |  |  |
| mA     | milliampere     |  |  |  |
| mm     | millimeter      |  |  |  |
| mV     | millivolt       |  |  |  |
| ns     | nanosecond      |  |  |  |
| Ω      | ohm             |  |  |  |
| %      | percent         |  |  |  |
| pF     | picofarad       |  |  |  |
| ps     | picosecond      |  |  |  |
| V      | volt            |  |  |  |
| W      | watt            |  |  |  |



# **Document History Page**

| Document Title: CY29946, 2.5 V or 3.3 V, 200 MHz, 1:10 Clock Distribution Buffer<br>Document Number: 38-07286 |         |            |                    |                                                                                                                                            |
|---------------------------------------------------------------------------------------------------------------|---------|------------|--------------------|--------------------------------------------------------------------------------------------------------------------------------------------|
| Rev.                                                                                                          | ECN No. | Issue Date | Orig. of<br>Change | Description of Change                                                                                                                      |
| **                                                                                                            | 111097  | 02/07/02   | BRK                | New data sheet                                                                                                                             |
| *A                                                                                                            | 116780  | 08/15/02   | HWT                | Added the commercial temperature range in the Ordering Information                                                                         |
| *B                                                                                                            | 122878  | 12/22/02   | RBI                | Added power-up requirements to Maximum Ratings                                                                                             |
| *C                                                                                                            | 130007  | 10/15/03   | RGL                | Fixed the block diagram. Fixed the MK/OE# description in the pin description table.                                                        |
| *D                                                                                                            | 131375  | 11/21/03   | RGL                | Updated document history page (revision *C) to reflect changes that were not listed.                                                       |
| *E                                                                                                            | 221587  | See ECN    | RGL                | Minor Change: Moved up the word Block Diagram in the first page.                                                                           |
| *F                                                                                                            | 2899714 | 03/26/10   | BRIJ / CXQ         | Removed inactive parts from the ordering table. Updated package diagram                                                                    |
| *G                                                                                                            | 3254185 | 05/11/2011 | CXQ                | Added Ordering Code Definitions. Added Acronyms and Units of Measure. Updated to new template.                                             |
| *H                                                                                                            | 4389717 | 05/30/2014 | XHT                | Updated Package Drawing and Dimensions: spec 51-85063 – Changed revision from *C to *D. Completing Sunset Review.                          |
| *                                                                                                             | 4586288 | 12/03/2014 | XHT                | Updated Functional Description: Added "For a complete list of related documentation, click here." at the en                                |
| *J                                                                                                            | 5270507 | 05/13/2016 | PSR                | Added Thermal Resistance. Updated Package Drawing and Dimensions: spec 51-85063 – Changed revision from *D to *E. Updated to new template. |



# Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb

cypress.com/wireless

### **PSoC®Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Forums | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2002-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems of the medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-07286 Rev. \*J Revised May 13, 2016 Page 9 of 9