# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## 1:10 Clock Fanout Buffer

#### Features

- Low voltage operation
- Full range support: □ 3.3 V □ 2.5 V
  - □ 1.8 V
- Over voltage tolerant input hot swappable
- 1:10 Fanout
- Drives either a 50-Ohm or 75-Ohm load
- Low input capacitance
- Low output skew
- Low propagation delay
- Typical (t<sub>pd</sub> less than 4 ns)
- High speed operation:
  □ 200 MHz at1.8 V
  □ 650 MHz at 2.5 V and 3.3 V

## Logic Block Diagram

- Industrial temperature range
- Available in SSOP package


#### **Functional Description**

The Cypress series of network circuits are produced using advanced 0.35 micron CMOS technology, achieving the industry's fastest logic and buffers.

The Cypress CY2CC910 fanout buffer features one input and 10 outputs. It is ideal for conversion from and to 3.3 V, 2.5 V, and 1.8 V

Designed for Data Communications clock management applications, the large fanout from a single input reduces loading on the input clock.

For a complete list of related documentation, click here.



**Cypress Semiconductor Corporation** Document Number: 38-07348 Rev. \*I

•



#### Contents


| Pin Configuration                  | . 3 |
|------------------------------------|-----|
| Pin Description                    | . 3 |
| Maximum Ratings                    | .4  |
| DC Electrical Characteristics      | .4  |
| DC Electrical Characteristics      | .4  |
| DC Electrical Characteristics      | . 5 |
| Capacitance                        | . 5 |
| Thermal Resistance                 | . 5 |
| Power Supply Characteristics       | . 5 |
| High Frequency Parametrics         | . 6 |
| AC Switching Characteristics       | . 7 |
| AC Switching Characteristics       |     |
| AC Switching Characteristics       | . 7 |
| Parameter Measurement Information: |     |
| VDD at 3.3 V to 2.5 V              | . 8 |
|                                    |     |

| Parameter Measurement Information:      |    |
|---|----|
| VDD at 8 V                              | 9  |
| Ordering Information                    | 10 |
| Ordering Code Definitions               | 10 |
| Package Diagram                         | 11 |
| Acronyms                                |    |
| Document Conventions                    |    |
| Units of Measure                        |    |
| Document History Page                   | 13 |
| Sales, Solutions, and Legal Information |    |
| Worldwide Sales and Design Support      |    |
| Products                                |    |
| PSoC®Solutions                          | 14 |
| Cypress Developer Community             | 14 |
| Technical Support                       |    |



## **Pin Configuration**

#### Figure 1. 20-Pin SOIP/SSOP pinout



20 pin SOIC/SSOP

## **Pin Description**

| Pin Number                | Pin Name                       | Description  |
|---------------------------|--------------------------------|--------------|
| 1                         | IN                             | Input        |
| 2,6,10,13,17              | GND                            | Ground       |
| 4,8,15,20                 | V <sub>DD</sub>                | Power Supply |
| 3,5,7,9,11,12,14,16,18,19 | Q1,Q2,Q3,Q4,Q5,Q6,Q7,Q8,Q9,Q10 | Output       |



## CY2CC910

#### **Maximum Ratings**

Exceeding maximum ratings<sup>[1]</sup> may shorten the useful life of the device. User guidelines are not tested.

| Storage temperature:               | –65° C to +150° C |
|------------------------------------|-------------------|
| Ambient temperature:               | –40° C to +85° C  |
| Supply voltage to ground potential |                   |

## DC Electrical Characteristics

#### At 3.3 V (See Figure 2)

| V <sub>CC</sub>                    | –0.5 V to 4.6 V                 |
|------------------------------------|---------------------------------|
| Input                              | –0.5 V to 5.8 V                 |
| Supply voltage to ground potential |                                 |
| (Outputs only)                     | –0.5 V to V <sub>DD</sub> + 1 V |
| DC output voltage                  | –0.5 V to V <sub>DD</sub> + 1 V |
| Power dissipation                  | 0.75 W                          |

| Parameter        | Description              | Conditions  |                          | Min | Тур  | Max  | Unit |
|------------------|--------------------------|---|--------------------------|-----|------|------|------|
| V <sub>OH</sub>  | Output high voltage      | $V_{DD}$ = Min, $V_{IN}$ = $V_{IH}$ or $V_{IL}$   | I <sub>OH</sub> = -12 mA | 2.3 | 3.3  |      | V    |
| V <sub>OL</sub>  | Output low voltage       | $V_{DD}$ = Min, $V_{IN}$ = $V_{IH}$ or $V_{IL}$   | I <sub>OL</sub> = 12 mA  |     | 0.2  | 0.5  | V    |
| V <sub>IH</sub>  | Input high voltage       | Guaranteed Logic High<br>Level                    |                          | 2   |      | 5.8  | V    |
| V <sub>IL</sub>  | Input low voltage        | Guaranteed Logic Low Level                        |                          |     |      | 0.8  | V    |
| I <sub>IH</sub>  | Input high current       | V <sub>DD</sub> = Max                             | V <sub>IN</sub> = 2.7 V  |     |      | 1    | μA   |
| I <sub>IL</sub>  | Input low current        | V <sub>DD</sub> = Max                             | V <sub>IN</sub> = 0.5 V  |     |      | -1   | μA   |
| I <sub>I</sub>   | Input high current       | $V_{DD}$ = Max, $V_{IN}$ = $V_{DD}$ (Max)         |                          |     |      | 20   | μA   |
| V <sub>IK</sub>  | Clamp diode voltage      | V <sub>DD</sub> = Min, I <sub>IN</sub> = -18 mA   |                          |     | -0.7 | -1.2 | V    |
| I <sub>OK</sub>  | Continuous clamp current | V <sub>DD</sub> = Max, V <sub>OUT</sub> = GND     |                          |     |      | -50  | mA   |
| O <sub>OFF</sub> | Power-down disable       | V <sub>DD</sub> = GND, V <sub>OUT</sub> = < 4.5 V |                          |     |      | 100  | μA   |
| V <sub>H</sub>   | Input hysteresis         |   |                          |     | 80   |      | mV   |

#### **DC Electrical Characteristics**

#### At 2.5 V (See Figure 2)

| Parameter        | Description              | Conditions   |                         | Min | Тур  | Max  | Unit |
|------------------|--------------------------|--|-------------------------|-----|------|------|------|
| V <sub>OH</sub>  | Output high voltage      | $V_{DD}$ = Min, $V_{IN}$ = $V_{IH}$ or $V_{IL}$                | I <sub>OH</sub> = -7 mA | 1.8 |      |      | V    |
|                  |                          |  | I <sub>OH</sub> = 12 mA | 1.6 |      |      | V    |
| V <sub>OL</sub>  | Output low voltage       | $V_{DD}$ = Min, $V_{IN}$ = $V_{IH}$ or $V_{IL}$                | I <sub>OL</sub> = 12 mA |     |      | 0.65 | V    |
| V <sub>IH</sub>  | Input high voltage       | Guaranteed Logic High Level                                    |                         | 1.6 |      | 5.0  | V    |
| V <sub>IL</sub>  | Input low voltage        | Guaranteed Logic Low Level                                     |                         |     |      | 0.8  | V    |
| I <sub>IH</sub>  | Input high current       | V <sub>DD</sub> = Max  | V <sub>IN</sub> = 2.4 V |     |      | 1    | μA   |
| IIL              | Input low current        | V <sub>DD</sub> = Max  | V <sub>IN</sub> = 0.5 V |     |      | -1   | μA   |
| l                | Input high current       | V <sub>DD</sub> = Max, V <sub>IN</sub> = V <sub>DD</sub> (Max) |                         |     |      | 20   | μA   |
| V <sub>IK</sub>  | Clamp diode voltage      | V <sub>DD</sub> = Min, I <sub>IN</sub> = –18 mA                |                         |     | -0.7 | -1.2 | V    |
| I <sub>OK</sub>  | Continuous clamp current | V <sub>DD</sub> = Max, V <sub>OUT</sub> = GND                  |                         |     |      | -50  | mA   |
| O <sub>OFF</sub> | Power down disable       | V <sub>DD</sub> = GND, V <sub>OUT</sub> = < 4.5 V              |                         |     |      | 100  | μA   |
| V <sub>H</sub>   | Input hysteresis         |  |                         |     | 80   |      | mV   |

Note

Stresses greater than those listed under absolute maximum ratings may cause permanent damage to the device. This is intended to be a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



## **DC Electrical Characteristics**

#### At 1.8 V (See Figure 6)

| Parameter       | Description         | Test Condition <sup>[2]</sup> | Min                         | Max                        | Unit |
|-----------------|---------------------|-------------------------------|-----------------------------|----------------------------|------|
| V <sub>DD</sub> | Supply voltage      |                               | 1.71                        | 1.89                       | V    |
| V <sub>IH</sub> | Input high voltage  |                               | 0.65 V <sub>DD</sub> [1.1]  | 4.3                        | V    |
| V <sub>IL</sub> | Input low voltage   |                               | -0.3                        | 0.35 V <sub>DD</sub> [0.6] | V    |
| V <sub>OH</sub> | Output high voltage | I <sub>OH</sub> = –2 mA       | V <sub>DD</sub> – 0.45[1.2] |                            | V    |
| V <sub>OL</sub> | Output low voltage  | I <sub>OH</sub> = 2 mA        |                             | 0.45                       | V    |

## Capacitance

| Parameter        | Description        | Test Conditions        | Тур | Max | Unit |
|------------------|--------------------|------------------------|-----|-----|------|
| C <sub>IN</sub>  | Input capacitance  | V <sub>IN</sub> = 0 V  | 2.5 |     | pF   |
| C <sub>OUT</sub> | Output capacitance | V <sub>OUT</sub> = 0 V | 6.5 |     | pF   |

#### **Thermal Resistance**

| Parameter <sup>[3]</sup> | Description                              | Test Conditions   | 20-pin SSOP | Unit |
|--------------------------|--|---|-------------|------|
| JA                       | (junction to ambient)                    | Test conditions follow standard test methods and procedures for measuring thermal impedance, in | -           | °C/W |
| θ <sub>JC</sub>          | Thermal resistance<br>(junction to case) | accordance with EIA/JESD51.   | 35          | °C/W |

## **Power Supply Characteristics**

(See Figure 2)

| Parameter        | Description   | Test Conditions  | Min | Тур | Max  | Unit       |
|------------------|---|--|-----|-----|------|------------|
| $\Delta_{ICC}$   | Delta I <sub>CC</sub> Quiescent Power<br>Supply Current | $(I_{DD} @ V_{DD} = Max and V_{IN} = V_{DD}) - (I_{DD} @ V_{DD} = Max and V_{IN} = V_{DD} - 0.6 V6 V)$ |     |     | 50   | μA         |
| I <sub>CCD</sub> | Dynamic power supply<br>current                         | V <sub>DD</sub> = Max<br>Input toggling 50% Duty Cycle, Outputs<br>Open                                |     |     | 0.63 | mA/<br>MHz |
| Ic               | Total power supply current                              | V <sub>DD</sub> = Max<br>Input toggling 50% Duty<br>Cycle, Outputs Open fL = 40 MHZ                    |     |     | 25   | mA         |

#### Notes

- Test load conditions: 500-Ohm to ground with approximately 6-pF total loading and 200-MHz maximum frequency.
  These parameters are guaranteed by design and are not tested.



## **High Frequency Parametrics**

| Parameter                 | Description                                  | Test Conditions  |              | Min | Тур | Мах | Unit |
|---------------------------|--|--|--------------|-----|-----|-----|------|
| Dj                        | Jitter, Deterministic                        | 50% duty cycle t <sub>W</sub> (50–50)<br>The "point to point load circuit"<br>  Output Jitter – Input Jitter                               | See Figure 4 |     |     | 20  | ps   |
| F <sub>max</sub><br>3.3 V | Maximum frequency<br>V <sub>DD</sub> = 3.3 V | 50% duty cycle t <sub>W</sub> (50–50)<br>Standard Load Circuit.  | See Figure 2 |     |     | 160 | MHz  |
|                           |  | 50% duty cycle t <sub>W</sub> (50–50)<br>The "point to point load circuit"   | See Figure 4 |     |     | 650 |      |
| F <sub>max</sub><br>2.5 V | Maximum frequency<br>V <sub>DD</sub> = 2.5 V | The "point-to-point load circuit"<br>V <sub>IN</sub> = 2.4 V/0.0 V V <sub>OUT</sub> = 1.7 V/0.7 V  | See Figure 4 |     |     | 200 | MHz  |
| F <sub>max</sub><br>1.8 V | Maximum frequency<br>V <sub>DD</sub> = 1.8 V | The "6-pF load circuit"<br>V <sub>IN</sub> = 1.7/0.0 V V <sub>OUT</sub> = 1.2 V/0.4 V  | See Figure 6 |     |     | 200 | MHz  |
| F <sub>max(20)</sub>      | Maximum frequency<br>V <sub>DD</sub> = 3.3 V | 20% duty cycle t <sub>W</sub> (20-80)<br>The "point to point load circuit"<br>V <sub>IN</sub> = 3.0 V/0.0 V V <sub>OUT</sub> = 2.3 V/0.4 V | See Figure 5 |     |     | 250 | MHz  |
| t <sub>W</sub><br>3.3 V   | Minimum pulse<br>V <sub>DD</sub> = 3.3 V     | The "point-to-point load circuit"<br>$V_{IN} = 3.0 \text{ V}/0.0 \text{ V}$ F = 100 MHz<br>$V_{OUT} = 2.0 \text{ V}/0.8 \text{ V}$         | See Figure 4 | 1   |     |     | ns   |
| t <sub>W</sub><br>2.5 V   | Minimum pulse<br>V <sub>DD</sub> = 2.5 V     | The "point-to-point load circuit"<br>$V_{IN} = 2.4 \text{ V/0.0 V}$ F = 100 MHz<br>$V_{OUT} = 1.7 \text{ V/0.7 V}$                         | See Figure 4 | 1   |     |     | ns   |
| t <sub>W</sub><br>1.8 V   | Minimum pulse<br>V <sub>DD</sub> = 1.8 V     | The "6-pF load circuit"<br>V <sub>IN</sub> = 1.7 V/0.0 V V <sub>OUT</sub> = 1.2 V/0.4 V  | See Figure 6 | 1   |     |     | ns   |



#### **AC Switching Characteristics**

#### At 3.3 V (V<sub>DD</sub> = 3.3 V $\pm$ 5%, Temperature = -40° C to +85° C)

| Parameter          | Description  | Min           | Тур | Max | Unit |      |
|--------------------|--|---------------|-----|-----|------|------|
| t <sub>PLH</sub>   | Propagation delay – Low to High  | See Figure 3  | 1.5 | 2.7 | 3.5  | ns   |
| t <sub>PHL</sub>   | Propagation delay – High to Low  |               |     |     | 3.5  | ns   |
| t <sub>R</sub>     | Output rise time   |               |     |     |      | V/ns |
| t <sub>F</sub>     | Output fall time   | -             |     | 0.8 |      | V/ns |
| t <sub>SK(0)</sub> | Output Skew: Skew between outputs of the same package (in phase).  | See Figure 10 |     |     | 0.2  | ns   |
| t <sub>SK(p)</sub> | Pulse Skew: Skew between opposite transitions of the same output ( $t_{PHL} - t_{PLH}$ ).                                | See Figure 9  |     |     | 0.2  | ns   |
| t <sub>SK(t)</sub> | Package Skew: Skew between outputs of different packages at the same power supply voltage, temperature and package type. | See Figure 11 |     |     | 0.4  | ns   |

#### **AC Switching Characteristics**

#### At 2.5 V (V<sub>DD</sub> = 2.5 V ± 5%, Temperature = –40 $^{\circ}$ C to +85 $^{\circ}\,$ C)

| Parameter          | Description  |                                 |     |     | Max | Unit |
|--------------------|--|---------------------------------|-----|-----|-----|------|
| t <sub>PLH</sub>   | Propagation delay – Low to High  | See Figure 3                    | 1.5 | 2.7 | 3.5 | ns   |
| t <sub>PHL</sub>   | Propagation delay – High to Low  | Propagation delay – High to Low |     |     |     | ns   |
| t <sub>R</sub>     | Output rise time   |                                 |     |     |     | V/ns |
| t <sub>F</sub>     | Output fall time   |                                 |     | 0.8 |     | V/ns |
| t <sub>SK(0)</sub> | Output Skew: Skew between outputs of the same package (in phase).  | See Figure 10                   |     |     | 0.2 | ns   |
| t <sub>SK(p)</sub> | Pulse Skew: Skew between opposite transitions of the same output ( $t_{PHL} - t_{PLH}$ ).                                | See Figure 9                    |     |     | 0.2 | ns   |
| t <sub>SK(t)</sub> | Package Skew: Skew between outputs of different packages at the same power supply voltage, temperature and package type. | See Figure 11                   |     |     | 0.4 | ns   |

## **AC Switching Characteristics**

At 1.8 V (V<sub>DD</sub> = 1.8 V  $\pm$ 5%, Temperature = -40° C to +85° C)

| Parameter          | Description  | Min           | Тур | Max | Unit |    |
|--------------------|--|---------------|-----|-----|------|----|
| t <sub>PLH</sub>   | Propagation delay – Low to High  | See Figure 7  | 1.5 | 2.7 | 3.5  | ns |
| t <sub>PHL</sub>   | Propagation delay – High to Low  |               |     |     | 3.5  | ns |
| t <sub>R</sub>     | Output rise time 20 – 80%  |               |     |     | 1.5  | ns |
| t <sub>F</sub>     | Output fall time 20 – 80%  |               | 0.2 |     | 1.5  | ns |
| t <sub>SK(0)</sub> | Output Skew: Skew between outputs of the same package (in phase).  | See Figure 10 |     |     | 0.2  | ns |
| t <sub>SK(p)</sub> | Pulse Skew: Skew between opposite transitions of the same output ( $t_{PHL} - t_{PLH}$ ).                                | See Figure 9  |     |     | 0.2  | ns |
| t <sub>SK(t)</sub> | Package Skew: Skew between outputs of different packages at the same power supply voltage, temperature and package type. | See Figure 11 |     |     | 0.4  | ns |



# Parameter Measurement Information: VDD at 3.3 V to 2.5 VFigure 2. Load Circuit [3, 4, 5]Figure 4. Point





Figure 4. Point to Point Load Circuit <sup>[3, 4, 5]</sup>



#### Figure 3. Voltage Waveforms Propagation Delay Times <sup>[6]</sup>





Figure 5. Voltage Waveforms – Pulse Duration<sup>[4]</sup>





## Parameter Measurement Information: V<sub>DD</sub> at 8 V

Figure 6. Load Circuit <sup>[3, 4, 5]</sup>




Figure 8. Voltage Waveforms – Pulse Duration<sup>[4]</sup>







Figure 7. Voltage Waveforms Propagation
















 $tsk_{(P)} = It_{PLH2} - t_{PLH1} I \text{ or } t_{PHL2} - t_{PHL1} I$ 

#### Notes

- 3.  $C_L$  includes probe and jig capacitance.
- 4. All input pulses are supplied by generators having the following characteristics: PRR < 100 MHz,  $Z_0 = 50\Omega$ ,  $t_R < 2.5$  ns,  $t_F < 2.5$  ns. 5. The outputs are measured one at a time with one transition per measurement.
- 6. T<sub>PLH</sub> and T<sub>PHL</sub> are the same as t<sub>pd</sub>.








 $tsk_{(t)} = It_{PLH2} - t_{PLH1} I \text{ or } t_{PHL2} - t_{PHL1} I$ 

## **Ordering Information**


| Part Number  | Package Type              | Product Flow                |  |  |
|--------------|---------------------------|-----------------------------|--|--|
| Pb-free      |                           |                             |  |  |
| CY2CC910OXI  | 20-pin SSOP               | Industrial, –40° C to 85° C |  |  |
| CY2CC910OXIT | 20-pin SSOP–Tape and Reel | Industrial, –40° C to 85° C |  |  |

#### **Ordering Code Definitions**





#### Package Diagram



#### Figure 12. 20-pin SSOP (210 Mils) O20.21 Package Outline, 51-85077

51-85077 \*F



## Acronyms

| Acronym | Description                             |
|---------|---|
| CMOS    | complementary metal oxide semiconductor |
| DJ      | deterministic jitter                    |
| SSOP    | shrunk small outline package            |

#### **Document Conventions**

#### **Units of Measure**

| Symbol | Unit of Measure |  |  |
|--------|-----------------|--|--|
| ° C    | degree Celsius  |  |  |
| MHZ    | megahertz       |  |  |
| uA     | microamperes    |  |  |
| mA     | milliamperes    |  |  |
| ms     | milliseconds    |  |  |
| ns     | nanoseconds     |  |  |
| %      | percent         |  |  |
| pF     | picofarads      |  |  |
| ps     | picoseconds     |  |  |
| V      | volt            |  |  |



## **Document History Page**

| Document Title: CY2CC910, 1:10 Clock Fanout Buffer<br>Document No: 38-07348 |         |                    |                    |   |
|---|---------|--------------------|--------------------|---|
| Rev.  | ECN No. | Orig. of<br>Change | Submission<br>Date | Description of Change   |
| **  | 114318  | TSM                | 05/10/02           | New data sheet  |
| *A  | 119148  | RGL                | 10/07/02           | Added 5.8 as the Max value for $V_{\rm IH}$ in the DC Electrical Characteristics @3.3 V table.<br>Changed the Max value of $V_{\rm IH}$ from 5.8 to 5.0 in the DC Electrical Characteristics @2.5 V table.<br>Changed the value of $V_{\rm IH}$ from $V_{\rm DD}$ +0.3 [2.25] to 4.3 in the DC Electrical Characteristics @1.8 V table.   |
| *В  | 404287  | RGL                | See ECN            | Added Lead-free devices for SSOP  |
| *C  | 2595534 | CXQ /<br>PYRS      | 10/23/08           | Added "Status" column to Ordering Information table<br>Updated Package Diagram 51-85024<br>Updated to new template.   |
| *D  | 2896073 | СХQ                | 03/19/10           | Removed SOIC packages related information in all instances across the document.<br>Updated Ordering Information:<br>Removed obsolete parts from ordering information table and added<br>CY2CC910OXI-1, CY2CC910OXI-1T.<br>Updated Package Diagram.  |
| *E  | 3056154 | СХQ                | 10/08/2010         | Updated Ordering Information:<br>Removed CY2CC9100XI-1, CY2CC9100XI-1T, CY2CC9100XC, and<br>CY2CC9100XCT parts.<br>Removed the Note "Devices with part numbers ending with -1 are identical<br>to devices without the -1 suffix. There are no differences in specification."<br>and its reference.  |
| *F  | 3411742 | PURU               | 10/18/2011         | Added Contents.<br>Updated Functional Description:<br>Removed "Cypress employs the unique AVCMOS type outputs VOI (Variable<br>Output Impedance) that dynamically adjust for variable impedance matching<br>eliminate the need for series damping resistors, and reduce overall noise."<br>Removed "Variable Output Impedance Control (VOI)".<br>Updated Ordering Information<br>Updated Package Diagram.<br>Added Acronyms and Units of Measure. |
| *G  | 4575136 | TAVA               | 11/20/2014         | Updated Functional Description:<br>Added "For a complete list of related resources, click here." at the end.<br>Updated to new template.<br>Completing Sunset Review.   |
| *H  | 4586288 | TAVA               | 12/03/2014         | Updated Functional Description:<br>Replaced "resources" with "documentation".   |
| *   | 5272946 | PSR                | 05/16/2016         | Added Thermal Resistance.<br>Updated Package Diagram:<br>spec 51-85077 – Changed revision from *E to *F.<br>Updated to new template.  |



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

| ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers | cypress.com/arm        |
|---|------------------------|
| Automotive  | cypress.com/automotive |
| Clocks & Buffers                                      | cypress.com/clocks     |
| Interface   | cypress.com/interface  |
| Lighting & Power Control                              | cypress.com/powerpsoc  |
| Memory  | cypress.com/memory     |
| PSoC  | cypress.com/psoc       |
| Touch Sensing   | cypress.com/touch      |
| USB Controllers                                       | cypress.com/usb        |
| Wireless/RF   | cypress.com/wireless   |

PSoC<sup>®</sup>Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Forums | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-07348 Rev. \*I

<sup>©</sup> Cypress Semiconductor Corporation, 2002-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infinged by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.