imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





CY8C24223A, CY8C24423A

Automotive PSoC[®] Programmable System-on-Chip

Features


- Automotive Electronics Council (AEC) Q100 qualified
- Powerful Harvard-architecture processor
 - M8C processor speeds up to 24 MHz
 - □ 8 × 8 multiply, 32-bit accumulate
 - Low power at high speed
 - □ 3.0 V to 5.25 V operating voltage
 - □ Automotive temperature range: -40 °C to +85 °C
- Advanced peripherals (PSoC[®] blocks)
 - □ Six rail-to-rail analog PSoC blocks provide:
 - Up to 14-bit analog-to-digital converters (ADCs)
 - Up to 9-bit digital-to-analog converters (DACs)
 - Programmable gain amplifiers (PGAs)
 - Programmable filters and comparators
 - Four digital PSoC blocks provide:
 - 8- to 32-bit timers, counters, and pulse width modulators (PWMs)
 - Cyclical redundancy check (CRC) and pseudo-random sequence (PRS) modules
 - · Full- or half-duplex UART
 - · SPI master or slave
 - · Connectable to all general purpose I/O (GPIO) pins
 - Complex peripherals by combining blocks
- Precision, programmable clocking
 - □ Internal ±5% 24- and 48-MHz oscillator
 - High accuracy 24 MHz with optional 32-kHz crystal and phase-locked loop (PLL)
 - Optional external oscillator, up to 24 MHz
 - Internal low-speed, low-power oscillator for watchdog and sleep functionality
- Flexible on-chip memory
 - □ 4 KB flash program storage, 1000 erase/write cycles
 - □ 256 bytes SRAM data storage
 - □ In-system serial programming (ISSP)
 - Partial flash updates
 - Flexible protection modes
 - EEPROM emulation in flash

Programmable pin configurations

- □ 25 mA sink, 10 mA source on all GPIOs
- Pull-up, pull-down, high Z, strong, or open drain drive modes on all GPIOs
- □ Up to 12 analog inputs on GPIOs^[1]
- □ Two 30 mA analog outputs on GPIOs
- Configurable interrupt on all GPIOs

- Additional system resources
 - □ Inter-Integrated Circuit (I²C[™]) slave, master, or multimaster operation up to 400 kHz
 - Watchdog and sleep timers
 - User-configurable low-voltage detection (LVD)
 - Integrated supervisory circuit
 - On-chip precision voltage reference
- Complete development tools
 - □ Free development software (PSoC Designer[™])
 - □ Full featured, in-circuit emulator (ICE) and programmer
 - □ Full-speed emulation
 - Complex breakpoint structure
 - □ 128 KB trace memory

Logic Block Diagram



Note

1. There are eight standard analog inputs on the GPIO. The other four analog inputs connect from the GPIO directly to specific switched-capacitor block inputs. See the *PSoC Technical Reference Manual* for more details.

Cypress Semiconductor Corporation Document Number: 001-52469 Rev. *F 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised October 26, 2010



Contents

PSoC Functional Overview	3
PSoC Core	3
Digital System	3
Analog System	4
Additional System Resources	
PSoC Device Characteristics	5
Getting Started	
Application Notes	5
Development Kits	5
Training	5
CYPros Consultants	
Solutions Library	5
Technical Support	5
Development Tools	6
PSoC Designer Software Subsystems	6
Designing with PSoC Designer	7
Select Components	7
Configure Components	7
Organize and Connect	7
Generate, Verify, and Debug	7
Pinouts	8
20-Pin Part Pinout	8
28-Pin Part Pinout	9
Registers	10
Register Conventions	10
Register Mapping Tables	10
Electrical Specifications	13
Absolute Maximum Ratings	14

Operating Temperature	14
DC Electrical Characteristics	
AC Electrical Characteristics	
Packaging Information	
Packaging Dimensions	
Thermal Impedances	
Capacitance on Crystal Pins	
Solder Reflow Peak Temperature	
Development Tool Selection	
Software	
Development Kits	
Evaluation Tools	
Device Programmers	35
Accessories (Emulation and Programming)	35
Ordering Information	
Ordering Code Definitions	36
Reference Information	37
Acronyms	37
Reference Documents	37
Document Conventions	38
Glossary	38
Document History Page	43
Sales, Solutions, and Legal Information	44
Worldwide Sales and Design Support	44
Products	44
PSoC Solutions	44



PSoC Functional Overview

The PSoC family consists of many programmable

system-on-chips with on-chip Controller devices. These devices are designed to replace multiple traditional microcontroller unit (MCU)-based system components with one, low cost single-chip programmable device. PSoC devices include configurable blocks of analog and digital logic, and programmable interconnects. This architecture makes it possible for the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast central processing unit (CPU), flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts and packages.

The PSoC architecture, as shown in the Logic Block Diagram on page 1, is comprised of four main areas: PSoC core, digital system, analog system, and system resources. Configurable global buses allow all the device resources to be combined into a complete custom system. Each CY8C24x23A PSoC device includes four digital blocks and six analog blocks. Depending on the PSoC package, up to 24 GPIOs are also included. The GPIOs provide access to the global digital and analog interconnects.

PSoC Core

The PSoC core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO.

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a four-million instructions per second (MIPS) 8-bit Harvard-architecture microprocessor. The CPU uses an interrupt controller with multiple vectors, to simplify programming of real time embedded events. Program execution is timed and protected using the included sleep timer and watchdog timer (WDT).

Memory includes 4 KB of flash for program storage and 256 bytes of SRAM for data storage. Program flash uses four protection levels on blocks of 64 bytes, allowing customized software IP protection.


The PSoC device incorporates flexible internal clock generators, including a 24-MHz internal main oscillator (IMO) accurate to ±5% over temperature and voltage. A low-power 32-kHz internal low-speed oscillator (ILO) is provided for the sleep timer and WDT. If crystal accuracy is desired, the 32.768-kHz external crystal oscillator (ECO) is available for use as a real time clock (RTC) and can optionally generate a crystal-accurate 24-MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a system resource), provide the flexibility to integrate almost any timing requirement into the PSoC device.

PSoC GPIOs provide connection to the CPU, digital, and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt.

Digital System

The digital system is composed of four digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8-, 16-, 24-, and 32-bit peripherals, which are called user modules.





Digital peripheral configurations include:

- PWMs (8- to 32-bit)
- PWMs with dead band (8- to 24-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit)
- Full- or half-duplex 8-bit UART with selectable parity
- SPI master and slave
- I²C master, slave, or multimaster (implemented in a dedicated I²C block)
- Cyclical redundancy checker/generator (16-bit)
- Infrared Data Association (IrDA)
- PRS generators (8- to 32-bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows the optimum choice of system resources for your application. Family resources are shown in Table 1 on page 5.




Analog System


The analog system is composed of six configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the common PSoC analog functions for this device (most available as user modules) are:

- ADCs (up to two, with 6- to 14-bit resolution, selectable as incremental, delta-sigma, or successive approximation register (SAR))
- Filters (two- and four-pole band pass, low pass, and notch)
- Amplifiers (up to two, with selectable gain up to 48x)
- Instrumentation amplifiers (one with selectable gain up to 93x)
- Comparators (up to two, with 16 selectable thresholds)
- DACs (up to two, with 6- to 9-bit resolution)
- Multiplying DACs (up to two, with 6- to 9-bit resolution)
- High current output drivers (two with 30-mA drive)
- 1.3 V reference (as a system resource)
- DTMF dialer
- Modulators
- Correlators
- Peak detectors
- Many other topologies possible

Analog blocks are arranged in a column of three, which includes one continuous time (CT) and two switched capacitor (SC) blocks, as shown in Figure 2.









Additional System Resources

System resources, some of which have been previously listed, provide additional capability useful for complete systems. Additional resources include a multiplier, decimator, low voltage detection, and power-on reset (POR). Brief statements describing the merits of each system resource follow:

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- A multiply accumulate (MAC) provides a fast 8-bit multiplier with 32-bit accumulate, to assist in both general math as well as digital filters.
- The decimator provides a custom hardware filter for digital signal processing applications including the creation of delta-sigma ADCs.
- The I²C module provides 0 to 400 kHz communication over two wires. Slave, master, and multimaster modes are all supported.
- LVD interrupts can signal the application of falling voltage levels, while the advanced POR circuit eliminates the need for a system supervisor.
- An internal 1.3-V voltage reference provides an absolute reference for the analog system, including ADCs and DACs.

PSoC Device Characteristics

Depending on your PSoC device characteristics, the digital and analog systems can have a varying number of digital and analog blocks. The following table lists the resources available for specific PSoC device groups. The PSoC device covered by this data sheet is highlighted in Table 1.

PSoC Part Number	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size
CY8C29x66 ^[2]	up to 64	4	16	12	4	4	12	2 K	32 K
CY8C27x43	up to 44	2	8	12	4	4	12	256 bytes	16 K
CY8C24x94	64	1	4	48	2	2	6	1 K	16 K
CY8C24x23A ^[2]	up to 24	1	4	12	2	2	6	256 bytes	4 K
CY8C23x33	up to	1	4	12	2	2	4	256 bytes	8 K
CY8C21x34 ^[2]	up to 28	1	4	28	0	2	4 ^[3]	512 bytes	8K
CY8C21x23	16	1	4	8	0	2	4 ^[3]	256 bytes	4 K
CY8C20x34	up to 28	0	0	28	0	0	3 ^[3, 4]	512 bytes	8 K

Table 1. PSoC Device Characteristics

Getting Started

For in-depth information, along with detailed programming details, see the $PSoC^{\textcircled{R}}$ Technical Reference Manual.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web.

Application Notes

Cypress application notes are an excellent introduction to the wide variety of possible PSoC designs.

Development Kits

PSoC Development Kits are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

Training

Free PSoC technical training (on demand, webinars, and workshops), which is available online via www.cypress.com, covers a wide variety of topics and skill levels to assist you in your designs.

CYPros Consultants

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the CYPros Consultants web site.

Solutions Library

Visit our growing library of solution focused designs. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

Technical Support

Technical support – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.

Notes

- 2. Automotive qualified devices available in this group.
- 3. Limited analog functionality.
- 4. Two analog blocks and one CapSense[®] block.



Development Tools

PSoC Designer[™] is the revolutionary integrated design environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
- □ Hardware and software I²C slaves and masters □ Full-speed USB 2.0
- □ Up to four full-duplex universal asynchronous
- receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

PSoC Designer Software Subsystems

Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are ADCs, DACs, amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this allows you to use more than 100 percent of PSoC's resources for an application.

Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

Assemblers. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and are linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows you to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an online support Forum to aid the designer.

In-Circuit Emulator

A low-cost, high-functionality in-circuit emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.





Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions.

The PSoC development process can be summarized in the following four steps:

- 1. Select User Modules
- 2. Configure User Modules
- 3. Organize and Connect
- 4. Generate, Verify, and Debug

Select Components

PSoC Designer provides a library of pre-built, pre-tested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

Configure Components

Each of the User Modules you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more

digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the User Module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

Organize and Connect

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition

to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.



Figure 3. CY8C24223A 20-Pin PSoC Device

SSOP

AI, P0[7]

AIO, P0[3] = 3

I2C SCL, P1[7] = 6

I2C SDA, P1[5] = 7

I2C SCL, XTALin, P1[1] = 9

AI, P0[1] 🗖 4

Vss 🗖 5

P1[3] = 8

Vss 🗖 10

1 AIO, P0[5] = 2

Pinouts

The automotive CY8C24x23A PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of digital I/O. However, V_{SS}, V_{DD}, and XRES are not capable of digital I/O.

20-Pin Part Pinout

Table 2	20-Pin Part	Pinout (Shrin	k Small-Outline	Package (SSOP))
---------	-------------	---------------	-----------------	-----------------

Pin	Ту	ре	Pin	Description			
No.	Digital	Analog	Name	Description			
1	I/O	I	P0[7]	Analog column mux input			
2	I/O	I/O	P0[5]	Analog column mux input and column output			
3	I/O	I/O	P0[3]	Analog column mux input and column output			
4	I/O	I	P0[1]	Analog column mux input			
5	Po	wer	V _{SS}	Ground connection			
6	I/O		P1[7]	I ² C serial clock (SCL)			
7	I/O		P1[5]	I ² C serial data (SDA)			
8	I/O		P1[3]				
9	I/O		P1[1]	Crystal input (XTALin), I ² C serial clock (SCL), ISSP-SCLK ^[5]			
10	Po	wer	V_{SS}	Ground connection			
11	I/O		P1[0]	Crystal output (XTALout), I ² C serial data (SDA), ISSP-SDATA ^[5]			
12	I/O		P1[2]				
13	I/O		P1[4]	Optional external clock input (EXTCLK)			
14	I/O		P1[6]				
15	Inj	out	XRES	Active high external reset with internal pull down			
16	I/O	I	P0[0]	Analog column mux input			
17	I/O	I	P0[2]	Analog column mux input			
18	I/O		P0[4]	Analog column mux input			
19	I/O	I	P0[6]	Analog column mux input			
20	Po	wer	V_{DD}	Supply voltage			

LEGEND: A = Analog, I = Input, and O = Output.



20 🗖 V_{DD}

19 **–** P0[6], AI

18 🗖 P0[4], Al

17 **=** P0[2], Al

16 **=** P0[0], Al

15 🗖 XRES

14 **P**1[6]

13 P1[4], EXTCLK 12 **P**1[2]

11 - P1[0], XTALout, I2C SDA



CY8C24223A, CY8C24423A

28-Pin Part Pinout

Table 3. 28-Pin Part Pinout (SSOP)

Pin	Ту	pe	Pin	Description				
No.	Digital	Analog	Name	Description				
1	I/O	I	P0[7]	Analog column mux input				
2	I/O	I/O	P0[5]	Analog column mux input and column output				
3	I/O	I/O	P0[3]	Analog column mux input and column output				
4	I/O	I	P0[1]	Analog column mux input				
5	I/O		P2[7]					
6	I/O		P2[5]					
7	I/O	Ι	P2[3]	Direct switched capacitor block input				
8	I/O	I	P2[1]	Direct switched capacitor block input				
9	Po	wer	V _{SS}	Ground connection				
10	I/O		P1[7]	I ² C serial clock (SCL)				
11	I/O		P1[5]	I ² C serial data (SDA)				
12	I/O		P1[3]					
13	I/O		P1[1]	Crystal input (XTALin), I ² C serial clock (SCL), ISSP-SCLK ^[6]				
14	Po	wer	V _{SS}	Ground connection				
15	I/O		P1[0]	Crystal output (XTALout), I ² C serial data (SDA), ISSP-SDATA ^[6]				
16	I/O		P1[2]					
17	I/O		P1[4]	Optional external clock input (EXTCLK)				
18	I/O		P1[6]					
19	Inj	put	XRES	Active high external reset with internal pull down				
20	I/O	Ι	P2[0]	Direct switched capacitor block input				
21	I/O	I	P2[2]	Direct switched capacitor block input				
22	I/O		P2[4]	External analog ground (AGND)				
23	I/O		P2[6]	External voltage reference (VRef)				
24	I/O	Ι	P0[0]	Analog column mux input				
25	I/O	I	P0[2]	Analog column mux input				
26	I/O	I	P0[4]	Analog column mux input				
27	I/O	I	P0[6]	Analog column mux input				
28	Po	wer	V_{DD}	Supply voltage				

Figure 4. CY8C24423A 28-Pin PSoC Device

LEGEND: A = Analog, I = Input, and O = Output.



Registers

Register Conventions

This section lists the registers of the automotive CY8C24x23A PSoC device. For detailed register information, refer to the *PSoC Technical Reference Manual*.

The register conventions specific to this section are listed in the following table.

Table 4. Abbreviations

Convention	Description				
R	Read register or bit(s)				
W	Write register or bit(s)				
L Logical register or bit(s)					
С	Clearable register or bit(s)				
#	Access is bit specific				

Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks, bank 0 and bank 1. The XIO bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XIO bit is set to '1', the user is in bank 1.

Note In the following register mapping tables, blank fields are Reserved and must not be accessed.



Table 5. Register Map Bank 0 Table: User Space

Name	Addr (0,Hex)		Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)		Name	Addr (0,Hex)	Access
PRT0DR	00	RW		40		ASC10CR0	80	RW		C0	
PRT0IE	01	RW		41		ASC10CR1	81	RW		C1	
PRT0GS	02	RW		42		ASC10CR2	82	RW		C2	
PRT0DM2	03	RW		43		ASC10CR3	83	RW		C3	
PRT1DR	04	RW		44		ASD11CR0	84	RW		C4	
PRT1IE	05	RW		45		ASD11CR1	85	RW		C5	
PRT1GS	06	RW		46		ASD11CR2	86	RW		C6	
PRT1DM2	07	RW		47		ASD11CR3	87	RW		C7	
PRT2DR	08	RW		48			88			C8	
PRT2IE	09	RW		49			89			C9	
PRT2GS	0A	RW		4A			8A			CA	
PRT2DM2	0B	RW		4B			8B			CB	
	0C			4C			8C			CC	
	0D			4D			8D			CD	
	0E			4E			8E			CE	
	0F			4F			8F			CF	
	10			50		ASD20CR0	90	RW		D0	
	11			51		ASD20CR1	91	RW		D1	
	12		1	52		ASD20CR2	92	RW	1	D2	†
	13		1	53		ASD20CR3	93	RW	1	D3	<u> </u>
	14		1	54		ASC21CR0	94	RW	1	D4	<u> </u>
	15		1	55		ASC21CR1	95	RW		D5	
	16		1	56		ASC21CR2	96	RW	I2C CFG	D6	RW
	10		1	57		ASC21CR3	97	RW	120_01 0 12C SCR	D7	#
	18			58		7100210110	98		120_0011	D8	RW
	19			59			99		I2C MSCR	D9	#
	10 1A			5A			9A		INT CLR0	DA	RW
	18 1B			5B			98 98		INT_CLR1	DB	RW
	1D 1C			5D 5C			9D 9C			DD	1.00
	10 1D			5D			9C 9D		INT CLR3	DD	RW
	1D 1E			5E			9D 9E		INT_OLKS	DD	RW
	1E			5E			9L 9F			DE	NVV
DBB00DR0	20	#	AMX IN	60	RW		A0		INT_MSK0	E0	RW
DBB00DR0	20	# W		61	RVV					E0 E1	RW
DBB00DR1	21	RW		62			A1 A2		INT_MSK1 INT_VC	E1 E2	RW
									—		
DBB00CR0	23	#	ARF_CR	63	RW		A3		RES_WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4		DEC_DH	E4	RC
DBB01DR1	25	W	ASY_CR	65	#		A5		DEC_DL	E5	RC
DBB01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0	E6	RW
DBB01CR0	27	#		67			A7		DEC_CR1	E7	RW
DCB02DR0	28	#		68			A8		MUL_X	E8	W
DCB02DR1	29	W		69			A9		MUL_Y	E9	W
DCB02DR2	2A	RW	Į	6A			AA		MUL_DH	EA	R
DCB02CR0	2B	#	I	6B			AB		MUL_DL	EB	R
DCB03DR0	2C	#	I	6C			AC		ACC_DR1	EC	RW
DCB03DR1	2D	W]	6D			AD		ACC_DR0	ED	RW
DCB03DR2	2E	RW		6E			AE		ACC_DR3	EE	RW
DCB03CR0	2F	#		6F			AF		ACC_DR2	EF	RW
	30		ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
	31		ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
	32		ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
	34		ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
	35		ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	ľ
	36		ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACB01CR2	77	RW		B7		CPU_F	F7	RL
	38			78			B8		I	F8	
	39		1	79	1		B9			F9	İ
	3A		Ī	7A			BA			FA	
			İ	7B			BB		Ì	FB	1
	3B										1
	3B 3C			7C			BC			FC	
	3C			7C 7D			BC BD			FC FD	
				7C 7D 7E			BC BD BE		CPU_SCR1	FC FD FE	#

Blank fields are Reserved and must not be accessed.

Access is bit specific.



Table 6. Register Map Bank 1 Table: Configuration Space

Name	Addr (1,Hex)		Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)		Name	Addr (1,Hex)	Access
PRT0DM0	00	RW		40		ASC10CR0	80	RW		C0	
PRT0DM1	01	RW		41		ASC10CR1	81	RW		C1	
PRT0IC0	02	RW		42		ASC10CR2	82	RW		C2	
PRT0IC1	03	RW		43		ASC10CR3	83	RW		C3	
PRT1DM0	04	RW		44		ASD11CR0	84	RW		C4	
PRT1DM1	05	RW		45		ASD11CR1	85	RW		C5	
PRT1IC0	06	RW		46		ASD11CR2	86	RW		C6	
PRT1IC1	07	RW		47		ASD11CR3	87	RW		C7	
PRT2DM0	08	RW		48			88			C8	
PRT2DM1	09	RW		49			89			C9	
PRT2IC0	0A	RW		4A			8A			CA	
PRT2IC1	0B	RW		4B			8B			CB	
	0C			4C			8C			CC	
	0D			4D			8D			CD	
	0E			4E			8E			CE	
	0F			4F			8F			CF	
	10			50		ASD20CR0	90	RW	GDI O IN	D0	RW
	10			51		ASD20CR1	91	RW	GDI_E_IN	D1	RW
	12		ł	52		ASD20CR2	92	RW	GDI_O_OU	D2	RW
	13			53		ASD20CR3	93	RW	GDI_E_OU	D3	RW
	14			54		ASC21CR0	94	RW		D4	
	15			55		ASC21CR1	95	RW		D5	
	16			56		ASC21CR2	96	RW		D6	
	17			57		ASC21CR3	97	RW		D7	
	18			58			98			D8	
	19			59			99			D9	
	1A			5A			9A			DA	
	1B			5B			9B			DB	
	10			5C			90			DC	
	10 1D			50 5D			90 9D		OSC_GO_EN	DD	RW
	1E			5E			9E		OSC_CR4	DE	RW
	1F			5F			9F		OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
	23		AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW		64			A4		VLT CMP	E4	R
DBB01IN	25	RW		65			A5			E5	
DBB01OU	26	RW	AMD CR1	66	RW		A6			E6	
	27		ALT CR0	67	RW		A7			E7	
DCB02FN	28	RW		68	1.00		A8		IMO_TR	E8	W
DCB02IN	29	RW		69			A9		ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA		BDG_TR	EA	RW
	2B			6B			AB		ECO_TR	EB	W
DCB03FN	2C	RW		6C			AC			EC	
DCB03IN	2D	RW		6D			AD			ED	
DCB03OU	2E	RW		6E			AE			EE	
	2F			6F			AF			EF	
	30		ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
	31		ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
	32		ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACB00CR1	73	RW	RDI0LT0	B2 B3	RW		F3	
	33			73	RW	RDI0LT0	B3 B4	RW		F3 F4	
			ACB01CR3								
	35		ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
	36		ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACB01CR2	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			B9			F9	
	3A			7A			BA			FA	
	3B			7B		1	BB			FB	
	3C		1	70			BC	-		FC	
	3D			70 7D			BD			FD	
	3D 3E			7D 7E			BE			FD	#
			I			I			CPU_SCR1 CPU_SCR0		#
	3F			7F			BF	1	LPU SCR0	FF	#



Electrical Specifications


This section presents the DC and AC electrical specifications of the automotive CY8C24x23A PSoC devices. For the latest electrical specifications, visit http://www.cypress.com.


Specifications are valid for –40 $^\circ C \le T_A \le 85 \ ^\circ C$ and $T_J \le 100 \ ^\circ C,$ except where noted.

Refer to Table 21 on page 23 for the electrical specifications of the IMO using slow IMO (SLIMO) mode.

Figure 5. Voltage versus CPU Frequency

Figure 6. IMO Frequency Trim Options







Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Table 7. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units	Notes
Τ _{STG}	Storage temperature	-55	25	+100	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 65 °C degrades reliability.
T _{BAKETEMP}	Bake temperature	-	125	See package label	°C	
T _{BAKETIME}	Bake time	See package label	-	72	Hours	
T _A	Ambient temperature with power applied	-40	-	+85	°C	
V _{DD}	Supply voltage on V_{DD} relative to V_{SS}	-0.5	-	+6.0	V	
V _{IO}	DC input voltage	$V_{SS} - 0.5$	-	V _{DD} + 0.5	V	
V _{IOZ}	DC voltage applied to tristate	$V_{SS} - 0.5$	_	V _{DD} + 0.5	V	
I _{MIO}	Maximum current into any port pin	-25	-	+50	mA	
ESD	Electrostatic discharge voltage	2000	-	-	V	Human body model ESD.
LU	Latch up current	_	_	200	mA	

Operating Temperature

Table 8. Operating Temperature

Symbol	Description	Min	Тур	Max	Units	Notes
T _A	Ambient temperature	-40	-	+85	°C	
Тј	Junction temperature	-40	_	+100	°C	The temperature rise from ambient to junction is package specific. See Table 33 on page 33. The user must limit the power consumption to comply with this requirement.



DC Electrical Characteristics

DC Chip-Level Specifications

Table 9 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C $\leq T_A \leq 85$ °C, 3.0 V to 3.6 V and -40 °C $\leq T_A \leq 85$ °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 9. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{DD}	Supply voltage	3.0	-	5.25	V	See DC POR and LVD specifications, Table 19 on page 22.
I _{DD}	Supply current	_	5	8	mA	Conditions are V_{DD} = 5.0 V, CPU = 3 MHz, 48 MHz disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off. IMO = 24 MHz.
I _{DD3}	Supply current	_	3.3	6.0	mA	Conditions are V_{DD} = 3.3 V, CPU = 3 MHz, 48 MHz disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, Analog power = off. IMO = 24 MHz.
I _{SB}	Sleep (mode) current with POR, LVD, sleep timer, and WDT. ^[7]	-	3	6.5	μΑ	$\label{eq:DD} \begin{array}{l} V_{DD} = 3.3 \mbox{ V}, -40 ^\circ C \leq T_A \leq 55 ^\circ C, \\ \mbox{Analog power = off.} \end{array}$
I _{SBH}	Sleep (mode) current with POR, LVD, sleep timer, and WDT at high temperature. ^[7]	-	4	25	μΑ	V_{DD} = 3.3 V, 55 °C < $T_A \leq$ 85 °C, Analog power = off.
I _{SBXTL}	Sleep (mode) current with POR, LVD, sleep timer, WDT, and external crystal. ^[7]	-	4	7.5	μA	Conditions are with properly loaded, 1 μ W max, 32.768 kHz crystal. V _{DD} = 3.3 V, -40 °C \leq T _A \leq 55 °C, Analog power = off.
I _{SBXTLH}	Sleep (mode) current with POR, LVD, sleep timer, WDT, and external crystal at high temperature. ^[7]	-	5	26	μA	Conditions are with properly loaded, 1 μ W max, 32.768 kHz crystal. V _{DD} = 3.3 V, 55 °C < T _A \leq 85 °C, Analog power = off.
V _{REF}	Reference voltage (bandgap)	1.28	1.30	1.32	V	Trimmed for appropriate V _{DD} .

Note

^{7.} Standby current includes all functions (POR, LVD, WDT, sleep timer) needed for reliable system operation. This must be compared with devices that have similar functions enabled.



DC General Purpose I/O Specifications

Table 10 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 10. DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{PU}	Pull-up resistor	4	5.6	8	kΩ	
R _{PD}	Pull-down resistor	4	5.6	8	kΩ	
V _{OH}	High output level	V _{DD} – 1.0	-	_	V	I_{OH} = 10 mA, V_{DD} = 4.75 to 5.25 V (maximum 40 mA on even port pins (for example, P0[2], P1[4]), maximum 40 mA on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined I_{OH} budget.
V _{OL}	Low output level	_	_	0.75	V	I_{OL} = 25 mA, V_{DD} = 4.75 to 5.25 V (maximum 100 mA on even port pins (for example, P0[2], P1[4]), maximum 100 mA on odd port pins (for example, P0[3], P1[5])). 150 mA maximum combined I_{OL} budget.
I _{ОН}	High-level source current	10	-	-	mA	$V_{OH} \ge V_{DD} - 1.0$ V, see the limitations of the total current in the note for V_{OH} .
I _{OL}	Low-level sink current	25	-	-	mA	$V_{OL} \!\leq\! 0.75$ V, see the limitations of the total current in the note for $V_{OL}.$
V _{IL}	Input low level	-	-	0.8	V	
V _{IH}	Input high level	2.1	-		V	
V _H	Input hysteresis	-	60	-	mV	
IIL	Input leakage (absolute value)	-	1	-	nA	Gross tested to 1 µA.
C _{IN}	Capacitive load on pins as input	-	3.5	10	pF	Package and pin dependent. T _A = 25 °C
C _{OUT}	Capacitive load on pins as output	-	3.5	10	pF	Package and pin dependent. T _A = 25 °C



DC Operational Amplifier Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

The operational amplifier is a component of both the analog CT PSoC blocks and the analog SC PSoC blocks. The guaranteed specifications are measured in the analog CT PSoC block.

Symbol	Description	Min	Тур	Мах	Units	Notes
V _{OSOA}	Input offset voltage (absolute value) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high		1.6 1.3 1.2	10 8 7.5	mV mV mV	
TCV _{OSOA}	Average input offset voltage drift	-	7.0	35.0	μV/°C	
I _{EBOA}	Input leakage current (Port 0 analog pins)	-	20	-	pА	Gross tested to 1 µA.
C _{INOA}	Input capacitance (Port 0 analog pins)	-	4.5	9.5	pF	Package and pin dependent. T _A = 25 °C.
V _{CMOA}	Common mode voltage range Common mode voltage range (high power or high opamp bias)	0.0 0.5	_	V _{DD} V _{DD} – 0.5	V V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G _{OLOA}	Open loop gain Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	60 60 80	_ _ _	- - -	dB dB dB	Specification is applicable at high power. For all other bias modes (except high power, high opamp bias), minimum is 60 dB.
V _{OHIGHOA}	High output voltage swing (internal signals) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	$V_{DD} - 0.2$ $V_{DD} - 0.2$ $V_{DD} - 0.5$	_ _ _	- - -	V V V	
V _{OLOWOA}	Low output voltage swing (internal signals) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	_ _ _	_ _ _	0.2 0.2 0.5	V V V	
Isoa	Supply current (including associated AGND buffer) Power = low, Opamp bias = high Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high Power = high, Opamp bias = high	- - - - -	150 300 600 1200 2400 4600	200 400 800 1600 3200 6400	μΑ μΑ μΑ μΑ μΑ	
PSRR _{OA}	Supply voltage rejection ratio	64	80	-	dB	$ \begin{array}{l} V_{SS} \leq V_{IN} \leq (V_{DD}-2.25 \text{ V}) \text{ or} \\ (V_{DD}-1.25 \text{ V}) \leq V_{IN} \leq V_{DD}. \end{array} $






Table 12. 3.3 V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input offset voltage (absolute value) Power = Iow, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high		1.65 1.32 -	10 8 -	mV mV mV	Power = high, Opamp bias = high is not allowed.
TCV _{OSOA}	Average input offset voltage drift	-	7.0	35.0	μV/°C	
I _{EBOA}	Input leakage current (Port 0 analog pins)	-	20	-	pА	Gross tested to 1 µA.
C _{INOA}	Input capacitance (Port 0 analog pins)	-	4.5	9.5	pF	Package and pin dependent. T _A = 25 °C
V _{CMOA}	Common mode voltage range	0.2	_	V _{DD} – 0.2	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G _{OLOA}	Open loop gain Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low	60 60 80			dB dB dB	Specification is applicable at high power. For all other bias modes (except high power, high opamp bias), minimum is 60 dB.
V _{OHIGHOA}	High output voltage swing (internal signals) Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low	$V_{DD} - 0.2$ $V_{DD} - 0.2$ $V_{DD} - 0.2$		- - -	V V V	
V _{OLOWOA}	Low output voltage swing (internal signals) Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low			0.2 0.2 0.2	V V V	
I _{SOA}	Supply current (including associated AGND buffer) Power = low, Opamp bias = low Power = low, Opamp bias = high Power = medium, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = low Power = high, Opamp bias = high		150 300 600 1200 2400 -	200 400 800 1600 3200 -	μΑ μΑ μΑ μΑ μΑ	Power = high, Opamp bias = high is not allowed.
PSRR _{OA}	Supply voltage rejection ratio	64	80	_	dB	$ \begin{array}{l} V_{SS} \leq VIN \leq (V_{DD}-2.25) \text{ or} \\ (V_{DD}-1.25 \text{ V}) \leq VIN \leq V_{DD}. \end{array} $

DC Low Power Comparator Specifications

Table 13 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40 \degree C \le T_A \le 85 \degree C$, 3.0 V to 3.6 V and $-40 \degree C \le T_A \le 85 \degree C$, respectively. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Table 13.	DC Low Power	Comparator	Specifications
-----------	--------------	------------	----------------

Symbol	Description	Min	Тур	Max	Units	Notes
V _{REFLPC}	Low power comparator (LPC) reference voltage range	0.2	-	V _{DD} – 1	V	
I _{SLPC}	LPC supply current	-	10	40	μA	
V _{OSLPC}	LPC voltage offset	-	2.5	30	mV	





DC Analog Output Buffer Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 14. 5 V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOB}	Input offset voltage (absolute value)	-	3	12	mV	
TCV _{OSOB}	Average input offset voltage drift	_	+6	-	μV/°C	
V _{CMOB}	Common mode input voltage range	0.5	-	V _{DD} – 1.0	V	
R _{OUTOB}	Output resistance Power = low Power = high	-	1 1		Ω Ω	
V _{OHIGHOB}	High output voltage swing (Load = 32Ω to V _{DD} /2) Power = low Power = high	0.5 × V _{DD} + 1.1 0.5 × V _{DD} + 1.1	-		V V	
V _{OLOWOB}	Low output voltage swing (Load = 32Ω to V _{DD} /2) Power = low Power = high		-	0.5 × V _{DD} – 1.3 0.5 × V _{DD} – 1.3	V V	
I _{SOB}	Supply current including bias cell (no load) Power = low Power = high	-	1.1 2.6	5.1 8.8	mA mA	
PSRR _{OB}	Supply voltage rejection ratio	52	64	-	dB	$V_{OUT} > (V_{DD} - 1.25).$

Table 15. 3.3 V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOB}	Input offset voltage (absolute value)	-	3	12	mV	
TCV _{OSOB}	Average input offset voltage drift	-	+6	-	μV/°C	
V _{CMOB}	Common mode input voltage range	0.5	-	V _{DD} – 1.0	V	
R _{OUTOB}	Output resistance Power = low Power = high		1 1		Ω Ω	
V _{OHIGHOB}	High output voltage swing (Load = 1 k Ω to V _{DD} /2) Power = low Power = high	0.5 × V _{DD} + 1.0 0.5 × V _{DD} + 1.0	-		V V	
V _{OLOWOB}	Low output voltage swing (Load = 1 k Ω to V _{DD} /2) Power = low Power = high		-	0.5 × V _{DD} – 1.0 0.5 × V _{DD} – 1.0	V V	
I _{SOB}	Supply current including bias cell (no load) Power = low Power = high		0.8 2.0	2.0 4.3	mA mA	
PSRR _{OB}	Supply voltage rejection ratio	52	64	_	dB	$V_{OUT} > (V_{DD} - 1.25).$



DC Analog Reference Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

The guaranteed specifications are measured through the analog CT PSoC blocks. The power levels for AGND refer to the power of the analog CT PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the analog CT PSoC block. Reference control power is high.

Note Avoid using P2[4] for digital signaling when using an analog resource that depends on the analog reference. Some coupling of the digital signal may appear on the AGND.

Symbol	Description	Min	Тур	Мах	Units
BG	Bandgap voltage reference	1.28	1.30	1.32	V
-	$AGND = V_{DD}/2^{[8]}$	V _{DD} /2 – 0.04	V _{DD} /2 – 0.01	V _{DD} /2 + 0.007	V
-	AGND = 2 × BandGap ^[8]	2 × BG – 0.048	2 × BG – 0.030	2 × BG + 0.024	V
-	AGND = P2[4] (P2[4] = $V_{DD}/2$) ^[8]	P2[4] - 0.011	P2[4]	P2[4] + 0.011	V
-	AGND = BandGap ^[8]	BG – 0.009	BG + 0.008	BG + 0.016	V
-	AGND = 1.6 × BandGap ^[8]	1.6 × BG – 0.022	1.6 × BG – 0.010	1.6 × BG + 0.018	V
-	AGND block to block variation (AGND = $V_{DD}/2$) ^[8]	-0.034	0.000	0.034	V
-	RefHi = V _{DD} /2 + BandGap ^[9]	V _{DD} /2 + BG – 0.10	V _{DD} /2 + BG	V _{DD} /2 + BG + 0.10	V
-	RefHi = 3 × BandGap ^[9]	3 × BG – 0.06	3 × BG	3 × BG + 0.06	V
-	RefHi = 2 × BandGap + P2[6] (P2[6] = 1.3 V) ^[9]	2 × BG + P2[6] – 0.113	2 × BG + P2[6] - 0.018	2 × BG + P2[6] + 0.077	V
-	RefHi = P2[4] + BandGap (P2[4] = $V_{DD}/2$) ^[9]	P2[4] + BG – 0.130	P2[4] + BG – 0.016	P2[4] + BG + 0.098	V
-	RefHi = P2[4] + P2[6] (P2[4] = V _{DD} /2 P2[6] = 1.3 V) ^[9]	P2[4] + P2[6] – 0.133	P2[4] + P2[6] – 0.016	P2[4] + P2[6] + 0.100	V
-	RefHi = 3.2 × BandGap ^[9]	3.2 × BG – 0.112	3.2 × BG	3.2 × BG + 0.076	V
-	RefLo = V _{DD} /2 – BandGap ^[9]	V _{DD} /2 – BG – 0.04	V _{DD} /2 – BG + 0.024	V _{DD} /2 – BG + 0.04	V
-	RefLo = BandGap ^[9]	BG – 0.06	BG	BG + 0.06	V
-	RefLo = 2 × BandGap - P2[6] (P2[6] = 1.3 V) ^[9]	2 × BG – P2[6] – 0.084	2 × BG – P2[6] + 0.025	2 × BG – P2[6] + 0.134	V
_	RefLo = P2[4] – BandGap (P2[4] = $V_{DD}/2$) ^[9]	P2[4] – BG – 0.056	P2[4] – BG + 0.026	P2[4] – BG + 0.107	V
-	RefLo = P2[4] - P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V) ^[9]	P2[4] – P2[6] – 0.057	P2[4] – P2[6] + 0.026	P2[4] – P2[6] + 0.110	V

Table 16. 5 V DC Analog Reference Specifications

Table 17.	3.3 V DC	Analog	Reference	Specifications
-----------	----------	--------	-----------	----------------

Symbol	Description	Min	Тур	Max	Units			
BG	Bandgap voltage reference	1.28	1.30	1.32	V			
-	$AGND = V_{DD}/2^{[8]}$	V _{DD} /2 – 0.03	V _{DD} /2 - 0.01	V _{DD} /2 + 0.005	V			
-	AGND = 2 x BandGap ^[8]	Not allowed						
-	AGND = P2[4] (P2[4] = V _{DD} /2) ^[8]	P2[4] – 0.008	P2[4] + 0.001	P2[4] + 0.009	V			
_	AGND = BandGap ^[8]	BG – 0.009	BG + 0.005	BG + 0.015	V			
_	AGND = 1.6 x BandGap ^[8]	1.6 x BG – 0.027	1.6 x BG – 0.010	1.6 x BG + 0.018	V			
-	AGND column to column variation (AGND = $V_{DD}/2$) ^[8]	-0.034	0.000	0.034	mV			

Notes

8. This specification is only valid when CT Block Power = High. AGND tolerance includes the offsets of the local buffer in the PSoC block.

^{9.} This specification is only valid when Ref Control Power = High.



Table 17. 3.3 V DC Analog Reference Specifications (continued)

Symbol	Description	Min	Тур	Max	Units			
-	RefHi = V _{DD} /2 + BandGap ^[10]	Not allowed						
-	RefHi = 3 × BandGap ^[10]	Not allowed						
-	RefHi = 2 × BandGap + P2[6] (P2[6] = 0.5 V) ^[10]	Not allowed						
-	RefHi = P2[4] + BandGap (P2[4] = V _{DD} /2) ^[10]	Not allowed						
-	RefHi = P2[4] + P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V) ^[10]	P2[4] + P2[6] – 0.075	P2[4] + P2[6] – 0.009	P2[4] + P2[6] + 0.057	V			
-	RefHi = 3.2 × BandGap ^[10]	Not allowed						
-	RefLo = V _{DD} /2 – BandGap ^[10]	Not allowed						
-	RefLo = BandGap ^[10]	Not allowed						
-	RefLo = 2 × BandGap – P2[6] (P2[6] = 0.5 V) ^[10]	Not allowed						
-	RefLo = P2[4] – BandGap $(P2[4] = V_{DD}/2)^{[10]}$] Not allowed						
-	RefLo = P2[4] – P2[6] (P2[4] = $V_{DD}/2$, P2[6] = 0.5 V) ^[10]	P2[4] – P2[6] – 0.048	P2[4] – P2[6] + 0.022	P2[4] – P2[6] + 0.092	V			

DC Analog PSoC Block Specifications

Table 17 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 18. DC Analog PSoC Block Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{CT}	Resistor unit value (continuous time)	-	12.2	-	kΩ	
C _{SC}	Capacitor unit value (switched capacitor)	-	80	-	fF	

^{10.} This specification is only valid when Ref Control Power = High.



DC POR and LVD Specifications

Table 19 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Note The bits PORLEV and VM in the following table refer to bits in the VLT_CR register. See the PSoC Programmable System-on-Chip Technical Reference Manual for more information on the VLT_CR register.

Table 19. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{PPOR0}	V _{DD} value for PPOR trip PORLEV[1:0] = 00b	_	2.36	2.40	V	V _{DD} must be greater than or equal to 2.5 V during startup,
V _{PPOR1}	PORLEV[1:0] = 01b	_	2.82	2.95	V	reset from the XRES pin, or
V _{PPOR2}	PORLEV[1:0] = 10b	-	4.55	4.70	V	reset from Watchdog.
V _{LVD0} V _{LVD1} V _{LVD2} V _{LVD3} V _{LVD4} V _{LVD5} V _{LVD6} V _{LVD7}	$V_{DD} \text{ value for LVD trip} \\ VM[2:0] = 000b \\ VM[2:0] = 001b \\ VM[2:0] = 010b \\ VM[2:0] = 011b \\ VM[2:0] = 100b \\ VM[2:0] = 101b \\ VM[2:0] = 110b \\ VM[2:0] = 111b \\ VM[2:0] = 110b \\ VM[2:0] = 100 \\ VM[2:0] $	2.40 2.85 2.95 3.06 4.37 4.50 4.62 4.71	2.45 2.92 3.02 3.13 4.48 4.64 4.73 4.81	2.51 ^[11] 2.99 ^[12] 3.09 3.20 4.55 4.75 4.83 4.95	> > > > > > > > > >	

DC Programming Specifications

Table 20 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 20. DC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{DDIWRITE}	Supply voltage for flash write operations	3.0	-	-	V	
I _{DDP}	Supply current during programming or verify	-	5	25	mA	
V _{ILP}	Input low voltage during programming or verify	-	-	0.8	V	
V _{IHP}	Input high voltage during programming or verify	2.1	-	-	V	
I _{ILP}	Input current when applying V _{ILP} to P1[0] or P1[1] during programming or verify	-	_	0.2	mA	Driving internal pull down resistor.
I _{IHP}	Input current when applying V _{IHP} to P1[0] or P1[1] during programming or verify	-	_	1.5	mA	Driving internal pull down resistor.
V _{OLV}	Output low voltage during programming or verify	-	-	0.75	V	
V _{OHV}	Output high voltage during programming or verify	V _{DD} – 1.0	-	V _{DD}	V	
Flash _{ENPB}	Flash endurance (per block) ^[13, 14]	1,000	_	-	-	Erase/write cycles per block
Flash _{ENT}	Flash endurance (total) ^[14, 15]	64,000	-	-	-	Erase/write cycles
Flash _{DR}	Flash data retention	10	_	-	Years	

Notes

- Always greater than 50 mV above V_{PPOR} (PORLEV=00) for falling supply.
 Always greater than 50 mV above V_{PPOR} (PORLEV=01) for falling supply.
 The erase/write cycle limit per block (Flash_{ENPB}) is only guaranteed if the device operates within one voltage range. Voltage ranges are 3.0 V to 3.6 V and 4.75 V to 5.25 V.

14. For the full temperature range, the user must employ a temperature sensor user module (FlashTemp) or other temperature sensor, and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 for more information.

15. The maximum total number of allowed erase/write cycles is the minimum Flash ENPB value multiplied by the number of flash blocks in the device.





AC Electrical Characteristics

AC Chip-Level Specifications


Table 21 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C $\leq T_A \leq 85$ °C, 3.0 V to 3.6 V and -40 °C $\leq T_A \leq 85$ °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 21. AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{IMO24}	IMO frequency for 24 MHz	22.8 ^[16]	24	25.2 ^[16]	MHz	Trimmed for 5 V or 3.3 V operation using factory trim values. See Figure 6 on page 13. SLIMO mode = 0.
F _{IMO6}	IMO frequency for 6 MHz	5.5 ^[16]	6	6.5 ^[16]	MHz	Trimmed for 5 V or 3.3 V operation using factory trim values. See Figure 6 on page 13. SLIMO mode = 1.
F _{CPU1}	CPU frequency (5 V V _{DD} nominal)	0.089 ^[16]	-	25.2 ^[16]	MHz	Minimum CPU frequency is 0.022 MHz when SLIMO mode = 1
F _{CPU2}	CPU frequency (3.3 V V _{DD} nominal)	0.089 ^[16]	-	12.6 ^[16]	MHz	Minimum CPU frequency is 0.022 MHz when SLIMO mode = 1
F _{BLK5}	Digital PSoC block frequency (5 V V _{DD} nominal)	0	-	50.4 ^[16,17]	MHz	Refer to AC Digital Block Specifications on page 28.
F _{BLK33}	Digital PSoC block frequency (3.3 V V _{DD} nominal)	0	-	25.2 ^[16,17]	MHz	Refer to AC Digital Block Specifications on page 28.
F _{32K1}	ILO frequency	15	32	64	kHz	This specification applies when the ILO has been trimmed.
F _{32KU}	ILO untrimmed frequency	5	-	_	kHz	After a reset and before the M8C processor starts to execute, the ILO is not trimmed.
F _{32K2}	External crystal oscillator	-	32.768	_	kHz	Accuracy is capacitor and crystal dependent. 50% duty cycle.
F _{PLL}	PLL frequency	_	23.986	-	MHz	Is a multiple (x732) of crystal frequency.
Jitter24M2	24 MHz period jitter (PLL)	-	-	600	ps	Refer to Figure 10 on page 24.
T _{PLLSLEW}	PLL lock time	0.5	-	10	ms	Refer to Figure 7 on page 24.
T _{PLLSLEWSLOW}	PLL lock time for low gain setting	0.5	-	50	ms	Refer to Figure 8 on page 24.
T _{OS}	External crystal oscillator startup to 1%	_	1700	2620	ms	Refer to Figure 9 on page 24.
T _{OSACC}	External crystal oscillator startup to 100 ppm	_	2800	3800	ms	The crystal oscillator frequency is within 100 ppm of its final value by the end of the T_{OSACC} period. Correct operation assumes a properly loaded 1 μ W maximum drive level 32.768 kHz crystal. 3.0 V \leq V _{DD} \leq 5.25 V, -40 °C \leq T _A \leq 85 °C.
Jitter32k	32 kHz period jitter	-	100	-	ns	Refer to Figure 11 on page 24.
T _{XRST}	External reset pulse width	10	-	-	μS	
DC24M	24 MHz duty cycle	40	50	60	%	
DC _{ILO}	ILO duty cycle	20	50	80	%	
Step24M	24 MHz trim step size	_	50	-	kHz	
Fout48M	48 MHz output frequency	45.6 ^[16]	48.0	50.4 ^[16]	MHz	Trimmed. Using factory trim values.
Jitter24M1P	24 MHz period jitter (IMO) peak-to-peak	_	300	_	ps	Refer to Figure 10 on page 24.
Jitter24M1R	24 MHz period jitter (IMO) root mean squared	_	-	600	ps	
F _{MAX}	Maximum frequency of signal on row input or row output.	-	-	12.6 ^[16]	MHz	
SR _{POWERUP}	Power supply slew rate	_	-	250	V/ms	V _{DD} slew rate during power up.
T _{POWERUP}	Time between end of POR state and CPU code execution	-	16	100	ms	Power up from 0 V.


Notes


Accuracy derived from IMO with appropriate trim for V_{DD} range.
 See the individual user module data sheets for information on maximum frequencies for user modules.






PLL
















Figure 10. 24 MHz Period Jitter (IMO) Timing Diagram











AC General Purpose I/O Specifications

Table 22 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 22. AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{GPIO}	GPIO operating frequency	0	-	12.6 ^[18]	MHz	Normal strong mode
TRiseF	Rise time, normal strong mode, Cload = 50 pF	3	-	18	ns	V _{DD} = 4.5 to 5.25 V, 10% - 90%
TFallF	Fall time, normal strong mode, Cload = 50 pF	2	-	18	ns	V _{DD} = 4.5 to 5.25 V, 10% - 90%
TRiseS	Rise time, slow strong mode, Cload = 50 pF	10	27	-	ns	V _{DD} = 3 to 5.25 V, 10% - 90%
TFallS	Fall time, slow strong mode, Cload = 50 pF	10	22	-	ns	V _{DD} = 3 to 5.25 V, 10% - 90%

Figure 12. GPIO Timing Diagram

