imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





CY62158EV30 MoBL[®] 8-Mbit (1024 K × 8) Static RAM

Features

- Very high speed: 45 ns □ Wide voltage range: 2.20 V–3.60 V
- Pin compatible with CY62158DV30
- Ultra low standby power
 Typical standby current: 2 μA
 Maximum standby current: 8 μA
- Ultra low active power
 Typical active current: 1.8 mA at f = 1 MHz
- **Easy** memory expansion with \overline{CE}_1 , CE_2 , and \overline{OE} features
- Automatic power down when deselected
- CMOS for optimum speed/power
- Offered in Pb-free 48-ball VFBGA and 44-pin TSOP II packages

Functional Description


The CY62158EV30 is a high performance CMOS static RAM organized as 1024K words by 8 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery LifeTM (MoBL[®]) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption. Placing the device into standby mode reduces power consumption significantly when deselected (\overline{CE}_1 HIGH or CE_2 LOW). The eight input and output pins (I/O₀ through I/O₇) are placed in a high impedance state when the device is deselected (\overline{CE}_1 HIGH or CE_2 LOW), the outputs are disabled (\overline{OE} HIGH), or a write operation is in progress (\overline{CE}_1 LOW and CE_2 HIGH and WE LOW).

To write to the device, take Chip Enables (\overline{CE}_1 LOW and CE_2 HIGH) and Write Enable (\overline{WE}) input LOW. Data on the eight I/O pins (I/O₀ through I/O₇) is then written into the location specified on the address pins (A₀ through A₁₉).

To read from the device, take Chip Enables (\overline{CE}_1 LOW and CE_2 HIGH) and \overline{OE} LOW while forcing the \overline{WE} HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins. See Truth Table on page 11 for a complete description of read and write modes.

For a complete list of related documentation, click here.

Logic Block Diagram



Cypress Semiconductor Corporation Document Number: 38-05578 Rev. *J 198 Champion Court



CY62158EV30 MoBL[®]

Contents

Pin Configurations	3
Product Portfolio	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	4
Capacitance	5
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	6
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	12
Ordering Code Definitions	
Package Diagrams	13
Acronyms	15
Document Conventions	15
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	18
Worldwide Sales and Design Support	18
Products	18
PSoC® Solutions	18
Cypress Developer Community	18
Technical Support	



Pin Configurations

Figure 1. 48-ball VFBGA pinout (Top View) ^[1] 1 2 3 4 5 6 A_2 NC A_0 A_1 ŌĒ CE₂ А CE₁ NC NC A_4 NC A_3 В [I/Q A_5 A_6 NC С NC I/O4 Vcc VSS A_7 I/O5 I/O₁ A₁₇ D NC V_{SS} Vcc (1/02 A₁₆ I/Q₆ Е (I/O3 F NC A₁₄ A_{15} NC I/O7 A₁₃ NC A₁₂ WE NC NC G A₁₉ A_9 A₁₀ A₁₁ A₁₈ A_8 Н

	· · ·	··· [···· ··· (···
$\begin{array}{c} A_4 \\ A_3 \\ A_3 \\ A_2 \\ A_1 \\ A_2 \\ A_1 \\ A_2 \\ CE_1 \\ NC \\ IO_0 \\ IO_1 \\ IO_0 \\ IO_1 \\ IO_1 \\ IO_2 \\ IO_2 \\ IO_2 \\ IO_3 \\ IO_2 \\ IO_3 \\ IO_1 \\ O_1 \\$	13 14 15 16 17 18 19	$\begin{array}{c} 44 \\ 44 \\ 45 \\ 43 \\ 44 \\ 46 \\ 42 \\ 41 \\ 40 \\ 46 \\ 42 \\ 41 \\ 40 \\ 40 \\ 40 \\ 40 \\ 40 \\ 40 \\ 40$
A17 L	20	25 🗖 A ₁₂
A ₁₆ E	21	24 🛛 A ₁₃
A ₁₅ [22	23 🗖 A ₁₄

Figure 2. 44-pin TSOP II pinout (Top View) ^[1]

Product Portfolio

				Power Dissipation		Power Dissipation				
Product	V	V _{CC} Range (V) Speed Operating I _{CC} (mA) Stan		Operating I _{CC} (mA)		l (uA)				
FIGUUCI				(ns)	$f = 1 \text{ MHz} \qquad f = f_{max} \qquad \text{Standby, } I_{SE}$		'SB2 (µ~)			
	Min	Typ ^[2]	Мах		Typ ^[2]	Мах	Typ ^[2]	Max	Typ ^[2]	Max
CY62158EV30LL	2.2	3.0	3.6	45	1.8	3	18	25	2	8

Notes
 NC pins are not connected on the die.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage Temperature65 °C to +150 °C	
Ambient Temperature with Power Applied–55 °C to +125 °C	
Supply Voltage to Ground Potential0.3 V to V _{CC(max)} + 0.3 V	
DC Voltage Applied to Outputs in High Z State $^{[3,\ 4]}$ –0.3 V to $V_{CC(max)}$ + 0.3 V	

DC Input Voltage ^[3, 4] –0.3 V to V _{CC(m}	_{iax)} + 0.3 V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage (MIL-STD-883, Method 3015)	> 2001 V
Latch up Current	.> 200 mA

Operating Range

Product	Range	Ambient Temperature (T _A)	V_{cc} ^[5]
CY62158EV30LL	Industrial	–40 °C to +85 °C	2.2 V–3.6 V

Electrical Characteristics

Over the Operating Range

Demonstern	Description	Tast Os				11	
Parameter	Description	lest Co	nditions	Min	Typ ^[6]	Max	Unit
V _{OH}	Output HIGH voltage	I _{OH} = -0.1 mA		2.0	-	-	V
		I_{OH} = -1.0 mA, $V_{CC} \ge 2.70$ V		2.4	-	-	V
V _{OL}	Output LOW voltage	I _{OL} = 0.1 mA		-	-	0.4	V
		I _{OL} = 2.1 mA, V _{CC} 2	≥ 2.70 V	-	-	0.4	V
V _{IH}	Input HIGH voltage	$V_{\rm CC}$ = 2.2 V to 2.7 V	V	1.8	_	V _{CC} + 0.3 V	V
		$V_{\rm CC}$ = 2.7 V to 3.6 V	V _{CC} = 2.7 V to 3.6 V		_	V _{CC} + 0.3 V	V
V _{IIL}	Input LOW voltage	V _{CC} = 2.2 V to 2.7 V		-0.3	_	0.6	V
		V _{CC} = 2.7 V to 3.6 V		-0.3	_	0.8	V
I _{IX}	Input leakage current	$GND \le V_I \le V_{CC}$		-1	_	+1	μA
I _{OZ}	Output leakage current	$GND \le V_O \le V_{CC}, C$	$GND \le V_O \le V_{CC}$, Output Disabled		_	+1	μA
I _{CC}	V _{CC} operating supply current	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$	-	18	25	mA
		f = 1 MHz	I _{OUT} = 0 mA CMOS levels	-	1.8	3	mA
I _{SB1}	Automatic CE power down current — CMOS Inputs	$\label{eq:cell} \begin{array}{l} \overline{CE}_1 \geq V_{CC} - 0.2 \text{ V}, \\ V_{IN} \geq V_{CC} - 0.2 \text{ V}, \\ f = f_{max} \text{ (Address and f = 0 (OE and WE),} \end{array}$	V _{IN} ≤ 0.2 V, nd Data Only),	-	2	8	μΑ
I _{SB2} ^[7]	Automatic CE Power down Current — CMOS inputs			-	2	8	μA

Notes

- Notes
 V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.
 V_{IL(max)} = V_{CC} + 0.75 V for pulse duration less than 20 ns.
 Full device AC operation assumes a 100 μs ramp time from 0 to V_{CC}(min) and 200 μs wait time after V_{CC} stabilization.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 Chip enables (CE₁ and CE₂) must be at CMOS level to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.




Capacitance

Parameter ^[8]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter [8]	Description	Test Conditions	48-ball BGA	44-pin TSOP II	Unit
Θ_{JA}		Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	72	76.88	°C/W
00	Thermal resistance (junction to case)		8.86	13.52	°C/W

AC Test Loads and Waveforms



Parameters	2.5 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ ^[9]	Max	Unit
V _{DR}	V_{CC} for data retention		1.5	-	-	V
I _{CCDR} ^[10]	Data retention current	$\begin{array}{l} V_{CC} = 1.5 \text{ V}, \ \overline{CE}_1 \geq V_{CC} - 0.2 \text{ V} \\ \text{or } CE_2 \leq 0.2 \text{ V}, \ V_{IN} \geq V_{CC} - 0.2 \text{ V} \\ \text{or } V_{IN} \leq 0.2 \text{ V} \end{array}$	_	2	5	μΑ
t _{CDR} ^[11]	Chip deselect to data retention time		0	-	-	ns
t _R ^[12]	Operation recovery time		45	_	_	ns

Data Retention Waveform



Notes

9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C. 10. Chip enables (\overline{CE}_1 and CE_2) must be at CMOS level to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating. 11. Tested initially and after any design or process changes that may affect these parameters. 12. Full Device AC operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 100 \,\mu$ s or stable at $V_{CC(min)} \ge 100 \,\mu$ s.



Switching Characteristics

Over the Operating Range

Parameter [13, 14]	Description	45	45 ns		
Parameter	Description	Min	Max	Unit	
Read Cycle		·			
t _{RC}	Read cycle time	45	-	ns	
t _{AA}	Address to data valid	-	45	ns	
t _{OHA}	Data Hold from address change	10	_	ns	
t _{ACE}	\overline{CE}_1 LOW and CE_2 HIGH to data valid	-	45	ns	
t _{DOE}	OE LOW to data valid	-	22	ns	
t _{LZOE}	OE LOW to Low Z ^[15]	5	-	ns	
t _{HZOE}	OE HIGH to High Z ^[15, 16]	-	18	ns	
t _{LZCE}	\overline{CE}_1 LOW and CE_2 HIGH to Low $Z^{[15]}$	10	-	ns	
t _{HZCE}	\overline{CE}_1 HIGH or CE_2 LOW to High $Z^{[15, 16]}$	-	18	ns	
t _{PU}	\overline{CE}_1 LOW and CE_2 HIGH to Power Up	0	_	ns	
t _{PD}	\overline{CE}_1 HIGH or CE_2 LOW to Power Down	-	45	ns	
Write Cycle ^[17, 18]		·			
t _{WC}	Write cycle time	45	-	ns	
t _{SCE}	\overline{CE}_1 LOW and CE_2 HIGH to Write End	35	-	ns	
t _{AW}	Address setup to Write End	35	-	ns	
t _{HA}	Address Hold from Write End	0	-	ns	
t _{SA}	Address setup to Write Start	0	-	ns	
t _{PWE}	WE pulse width	35	-	ns	
t _{SD}	Data setup to Write End	25	_	ns	
t _{HD}	Data Hold from Write End	0		ns	
t _{HZWE}	WE LOW to High Z ^[15, 16]	-	18	ns	
t _{LZWE}	WE HIGH to Low Z ^[15]	10	-	ns	

Notes

Notes
13. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the chip enable signal as described in the Application Note AN66311. However, the issue has been fixed and in production now, and hence, this Application Note is no longer applicable. It is available for download on our website as it contains information on the date code of the parts, beyond which the fix has been in production.
14. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1V/ns), timing reference levels of V_{CC(typ})/2, input pulse levels of 0 to V_{CC(typ}), and output loading of the specified lo_L/l_{OH} as shown in AC Test Loads and Waveforms on page 5.
15. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZOE}, t_{HZOE}, and t_{HZWE} for any given device.
16. t_{HZOE}, t_{HZOE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.
17. The internal write time of the memory is defined by the overlap of WE, CE₁ = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
18. The minimum write cycle pulse width for Write Cycle No. 3 (WE controlled, OE LOW) should be equal to the sum of tsD and tHzwe.



Switching Waveforms

Figure 5. Read Cycle No. 1 (Address Transition Controlled) ^[19, 20]





Figure 6. Read Cycle No. 2 (OE Controlled) ^[20, 21]



Notes

19. Device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, $CE_2 = V_{IH}$.

20. WE is HIGH for read cycle.

21. Address valid before or similar to \overline{CE}_1 transition LOW and CE_2 transition HIGH.



Switching Waveforms (continued)





Figure 7. Write Cycle No. 1 (WE Controlled) ^[22, 23, 24]

Figure 8. Write Cycle No. 2 (\overline{CE}_1 or CE_2 Controlled) ^[22, 23, 24]



Notes

- 22. The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE}_1 = V_{||L}$, and $CE_2 = V_{||H}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write. 23. Data I/O is high impedance if $\overline{OE} = V_{||H}$. 24. If \overline{CE}_1 goes HIGH or CE_2 goes LOW simultaneously with \overline{WE} HIGH, the output remains in high impedance state. 25. During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)




Figure 9. Write Cycle No. 3 (WE Controlled, OE LOW) [26, 28]

Notes______26. If CE₁ goes HIGH or CE₂ goes LOW simultaneously with WE HIGH, the output remains in high impedance state.
27. During this period, the I/Os are in output state. Do not apply input signals.
28. The minimum write cycle pulse width should be equal to the sum of tsD and tHZWE.



Truth Table

CE ₁	CE ₂	WE	OE	Inputs/Outputs	Mode	Power
Н	X ^[29]	Х	Х	High Z	Deselect/Power down	Standby (I _{SB})
X ^[29]	L	х	Х	High Z	Deselect/Power down	Standby (I _{SB})
L	Н	Н	L	Data Out	Read	Active (I _{CC})
L	Н	L	Х	Data In	Write	Active (I _{CC})
L	Н	Н	Н	High Z	Selected, Outputs Disabled	Active (I _{CC})

Note 29. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62158EV30LL-45BVXI	51-85150	48-ball VFBGA (Pb-free)	Industrial
	CY62158EV30LL-45ZSXI	51-85087	44-pin TSOP Type II (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.

Ordering Code Definitions







Package Diagrams

Figure 10. 48-ball VFBGA (6 × 8 × 1 mm) BV48/BZ48 Package Outline, 51-85150

J






NOTE:

PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.



Package Diagrams (continued)







Acronyms

Acronym	Description			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
ŌĒ	Output Enable			
RAM	Random Access Memory			
SRAM	Static Random Access Memory			
TTL	Transistor-Transistor Logic			
TSOP	Thin Small Outline Package			
VFBGA	Very Fine-Pitch Ball Grid Array			
WE	Write Enable			

Document Conventions

Units of Measure

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μA	microampere			
μs	microsecond			
mA	milliampere			
mm	millimeter			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			
W	watt			





Document History Page

Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	270329	See ECN	PCI	New data sheet.
*A	291271	See ECN	SYT	Converted from Advance Information to Preliminary Changed I_{CCDR} from 4 to 4.5 μA
*B	444306	See ECN	NXR	Converted from Preliminary to Final. Removed 35 ns speed bin Removed "L" bin. Removed 44 pin TSOP II package Included 48 pin TSOP I package Changed the I _{CC} Typ value from 16 mA to 18 mA and I _{CC} max value from 28 mA to 25 mA for test condition f = fax = 1/t _{RC} . Changed the I _{CC} max value from 2.3 mA to 3 mA for test condition f = 1MHz. Changed the I _{SB1} and I _{SB2} max value from 4.5 μ A to 8 μ A and Typ value from 0.9 μ A to 2 μ A respectively. Updated Thermal Resistance table Changed the I _{CCDR} max value from 50 pF to 30 pF. Added Typ value for I _{CCDR} . Changed the I _{CCDR} max value from 4.5 μ A to 5 μ A Corrected t _R in Data Retention Characteristics from 100 μ s to t _{RC} ns Changed t _{LZCE} from 3 to 5 Changed t _{LZCE} from 6 to 10 Changed t _{LZCE} from 30 to 35 Changed t _{LZWE} from 30 to 35 Changed t _{LZWE} from 6 to 10 Updated the ordering Information and replaced the Package Name column with Package Diagram.
*C	467052	See ECN	NXR	Included 44 pin TSOP II package in Product Offering. Removed TSOP I package; Added reference to CY62157EV30 TSOP I Updated the ordering Information table
*D	1015643	See ECN	VKN	Added footnote #8 related to I _{SB2} and I _{CCDR}
*E	2934396	06/03/10	VKN	Added footnote #21 related to chip enable Updated package diagrams Updated template
*F	3110202	12/14/2010	PRAS	Updated Logic Block Diagram and Package Diagram. Added Ordering Code Definitions.
*G	3269641	05/30/2011	RAME	Updated Features. Removed the note "For best practice recommendations, refer to the Cypress application note "System Design Guidelines" at http://www.cypress.com." and its reference in Functional Description. Updated Data Retention Characteristics. Added Acronyms and Units of Measure. Updated in new template.
*H	3598409	04/24/2012	TAVA	Updated Package Diagram 51-85150 (from Rev *F to *G) and 51-85087 (from Rev *C to *D).
*	4100078	08/20/2013	VINI	Updated Switching Characteristics: Added Note 13 and referred the same note in "Parameter" column. Updated Package Diagrams: spec 51-85150 – Changed revision from *G to *H. spec 51-85087 – Changed revision from *D to *E. Updated in new template.



Document History Page (continued)

Document Title: CY62158EV30 MoBL [®] , 8-Mbit (1024 K × 8) Static RAM Document Number: 38-05578				
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
*J	4576526	11/21/2014	VINI	Added related documentation hyperlink in page 1. Added Note 18 in Switching Characteristics. Added note reference 18 in the Switching Characteristics table. Added Note 28 in Switching Waveforms. Added note reference 28 in Figure 9.



USB Controllers

Wireless/RF

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/go/USB

cypress.com/go/wireless

Products	
Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch

PSoC[®] Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05578 Rev. *J

Revised November 28, 2014