# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





CY62256N

# 256-Kbit (32 K × 8) Static RAM

#### Features

- Temperature ranges □ Commercial: 0 °C to +70 °C □ Industrial: -40 °C to +85 °C □ Automotive-A: -40 °C to +85 °C □ Automotive-E: -40 °C to +125 °C
- High speed: 55 ns
- Voltage range: 4.5 V to 5.5 V operation
- Low active power □ 275 mW (max)
- Low standby power (LL version) □ 82.5 µW (max)
- Easy memory expansion with CE and OE Features
- TTL-compatible inputs and outputs
- Automatic power-down when deselected
- CMOS for optimum speed and power
- Available in Pb-free and non Pb-free 28-pin (600-mil) PDIP, 28-pin (300-mil) narrow SOIC, 28-pin TSOP I, and 28-pin reverse TSOP I packages

#### Logic Block Diagram


#### **Functional Description**

The CY62256N is a high performance CMOS static RAM organized as 32K words by 8 bits. Easy memory expansion is provided by an <u>active LOW</u> chip enable ( $\overline{CE}$ ) and active LOW output enable ( $\overline{OE}$ ) and tristate drivers. This device has an automatic power-down feature, reducing the power consumption by 99.9 percent when deselected.

An active LOW write enable signal ( $\overline{\text{WE}}$ ) controls the writing/reading operation of the memory. When CE and  $\overline{\text{WE}}$  inputs are both LOW, data on the eight data input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the memory location addressed by the address present on the address pins (A<sub>0</sub> through A<sub>14</sub>). Reading the device is accomplished by selecting the device and enabling the outputs, CE and OE active LOW, while WE remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input/output pins.

The input/output pins remain in a high impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH.

For a complete list of related documentation, click here.





### Contents

Product Portfolio	3
Pin Configurations	
Pin Definitions	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Typical DC and AC Characteristics	

Truth Table	11
Ordering Information	12
Ordering Code Definitions	12
Package Diagrams	
Acronyms	15
Document Conventions	15
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	17
Cypress Developer Community	
Technical Support	



#### **Product Portfolio**

Product		v	V <sub>CC</sub> Range (V)			Power Dissipation				
		VCC Italige (V)			Speed (ns)	Operating, I <sub>CC</sub> (mA)		Standby, I <sub>SB2</sub> (µA)		
		Min	<b>Typ</b> <sup>[1]</sup>	Max		<b>Typ</b> <sup>[1]</sup>	Max	<b>Typ</b> <sup>[1]</sup>	Max	
CY62256NLL	Commercial	4.5	5.0	5.5	70	25	50	0.1	5	
CY62256NLL	Industrial				55/70	25	50	0.1	10	
CY62256NLL	Automotive-A				55/70	25	50	0.1	10	
CY62256NLL	Automotive-E				55	25	50	0.1	15	

### **Pin Configurations**

Figure 1. 28-pin DIP and Narrow SOIC pinout

DIP		Narro	w SOIC
Top View		Top \	/iew
A5 [ 1 ]	28 V <sub>CC</sub>	A5 [ 1 O	28 VCC
A6 [ 2	27 WE	A6 [ 2	27 WE
A7 [ 3	26 A4	A7 [ 3	26 A4
A8 [ 4	25 A3	A8 [ 4	25 A3
A9 [ 5	24 A2	A9 [ 5	24 A2
A10 [ 6	23 A1	A10 [ 6	23 A1
A11 [ 7	22 OE	A11 [ 7	22 OE
A12 [ 8	21 A0	A12 [ 8	21 A0
A13 [ 9	20 CE	A13 [ 9	20 CE
A14 [ 10	19 W07	A14 [ 10	19 I/07
I/O <sub>0</sub> [ 11	18 W06	I/O <sub>0</sub> [ 11	18 I/06
I/O <sub>1</sub> [ 12	17 W05	I/O <sub>1</sub> [ 12	17 I/05
I/O <sub>2</sub> [ 13	16 W04	I/O <sub>2</sub> [ 13	16 I/04
GND 14	15 🛛 VO3	GND 014	15 1/03

#### Figure 2. 28-pin TSOP I and Reverse TSOP I pinout

OE 22 A1 22 A2 22 A2 22 A2 22 A3 4 25 A3 4 26 A3 4 6 A3 6 A3 6 A3 7 A3 7 A3 7 A3 7 A3 7 A3 7 A3 7 A3 7	TSOP I Top View (not to scale)	21 A 20 CE 19 VO 18 VO 17 VO 16 VO 16 VO 14 OND 13 VO 14 OND 13 VO 14 OND 13 VO 14 A 14 A 14 A 14 A 14 A 14 A 15 A 14 A 15 A 14 A 15 A 14 A 15 A 14 A 15 A 16 A 17 A 16
A11 7 A 10 0 6 A9 0 0 4 A7 0 0 1 A6 A7 0 0 1 A8 0 0 1 28 27 A6 0 0 0 1 28 27 28 27 28 27 28 27 28 27 28 27 29 24 A3 0 0 0 1 28 27 28 27 28 27 28 27 29 0 0 0 1 28 27 29 0 0 0 1 28 27 29 0 0 0 1 28 27 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	TSOP I Reverse Pinout Top View (not to scale)	8 A 12 9 A 13 10 A 14 11 D I/O 12 D I/O 14 D GND 15 D I/O 16 D I/O 16 D I/O 16 D I/O 18 D I/O 18 D I/O 19 D CE 20 D CE 21 A 0

#### **Pin Definitions**

Pin Number	Туре	Description
1–10, 21, 23–26	Input	A <sub>0</sub> -A <sub>14</sub> . Address Inputs
11–13, 15–19,	Input/Output	I/O <sub>0</sub> –I/O <sub>7</sub> . Data lines. Used as input or output lines depending on operation
27	Input/Control	WE. When selected LOW, a WRITE is conducted. When selected HIGH, a READ is conducted
20	Input/Control	CE. When LOW, selects the chip. When HIGH, deselects the chip
22	Input/Control	<b>OE</b> . Output Enable. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins
14	Ground	GND. Ground for the device
28	Power Supply	V <sub>CC</sub> . Power supply for the device

Note 1. Typical specifications are the mean values measured over a large sample size across normal production process variations and are taken at nominal conditions (T<sub>A</sub> = 25 °C, V<sub>CC</sub>). Parameters are guaranteed by design and characterization, and not 100% tested.



#### **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature –65 °C to +150 °C	
Ambient temperature with power applied–55 °C to +125 °C	
Supply voltage to ground potential (pin 28 to pin 14) $^{[2]}$ –0.5 V to +7.0 V	
DC voltage applied to outputs in high Z State $^{[2]}$ 0.5 V to V_{CC} + 0.5 V	
DC input voltage <sup>[2]</sup> –0.5 V to $V_{CC}$ + 0.5 V	

Output current into outputs (LOW) 20 mA
Static discharge voltage
(per MIL-STD-883, method 3015) > 2001 V
Latch-up current > 200 mA

#### **Operating Range**

Range	V <sub>cc</sub>	
Commercial	0 °C to +70 °C	$5~V\pm10\%$
Industrial	–40 °C to +85 °C	$5~V\pm10\%$
Automotive-A	–40 °C to +85 °C	$5~V\pm10\%$
Automotive-E	–40 °C to +125 °C	$5~V\pm10\%$

#### **Electrical Characteristics**

Over the Operating Range

Deremeter Decerinti		ion Test Conditions			-55		-70			11
Parameter	Description	lest Con	aitions	Min	<b>Typ</b> <sup>[4]</sup>	Max	Min	<b>Typ</b> <sup>[4]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	$V_{CC}$ = Min, $I_{OH}$ = -1.	0 mA	2.4	-	-	2.4	-	-	V
V <sub>OL</sub>	Output LOW voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2.1	mA	_	-	0.4	-	-	0.4	V
V <sub>IH</sub>	Input HIGH voltage			2.2	-	V <sub>CC</sub> + 0.5	2.2	-	V <sub>CC</sub> +0.5	V
V <sub>IL</sub>	Input LOW voltage			-0.5	-	0.8	-0.5	-	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \le V_I \le V_{CC}$		-0.5	-	+0.5	-0.5	-	+0.5	μA
I <sub>OZ</sub>	Output leakage current	$GND \leq V_O \leq V_{CC},$ output disabled		-0.5	-	+0.5	-0.5	-	+0.5	μΑ
I <sub>CC</sub>	V <sub>CC</sub> operating	V <sub>CC</sub> = Max,	LL - Commercial	_	-	-	-	25	50	mA
supply cur	supply current	bly current $I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$	LL - Industrial	_	25	50	-	25	50	mA
			LL - Automotive-A	_	25	50	-	25	50	mA
			LL - Automotive-E	-	25	50	-	-	-	mA
I <sub>SB1</sub>	Automatic CE	Max. $V_{CC}$ , $\overline{CE} \ge V_{IH}$ ,	LL - Commercial	-	-	-	-	0.3	0.5	mA
	power-down current – TTL	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , f = f <sub>MAX</sub>	LL - Industrial	-	0.3	0.5	-	0.3	0.5	mA
	inputs		LL - Automotive-A	_	0.3	0.5	-	0.3	0.5	mA
			LL - Automotive-E	_	0.3	0.5	-	-	-	mA
I <sub>SB2</sub>	Automatic CE	Max. V <sub>CC</sub> ,	LL - Commercial	_	-	-		0.1	5	μA
	power-down current – CMOS	$\overline{CE} \ge V_{CC} - 0.3 \text{ V}, \\ V_{IN} \ge V_{CC} - 0.3 \text{ V}, \text{ or }$	LL - Industrial	-	0.1	10	-	0.1	10	μA
	inputs	$V_{IN} \le 0.3 \text{ V}, \text{ f} = 0$	LL - Automotive-A	-	0.1	10	-	0.1	10	μA
			LL - Automotive-E	-	0.1	15	-	-	_	μA

#### Notes

V<sub>IL</sub> (min) = -2.0 V for pulse durations of less than 20 ns.
 T<sub>A</sub> is the "Instant-On" case temperature.
 Typical specifications are the mean values measured over a large sample size across normal production process variations and are taken at nominal conditions (T<sub>A</sub> = 25 °C, V<sub>CC</sub>). Parameters are guaranteed by design and characterization, and not 100% tested.




### Capacitance

Parameter <sup>[5]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = 5.0 V	6	pF
C <sub>OUT</sub>	Output capacitance		8	pF


#### **Thermal Resistance**

Parameter <sup>[5]</sup>	Description	Test Conditions	DIP	SOIC	TSOP	RTSOP	Unit
$\theta_{JA}$		Still air, soldered on a 4.25 × 1.125 inch,	75.61	76.56	93.89	93.89	°C/W
$\theta^{\text{JC}}$	Thermal resistance (junction to case)	4-layer printed circuit board	43.12	36.07	24.64	24.64	°C/W

### AC Test Loads and Waveforms










#### **Data Retention Characteristics**

Parameter	D	escription	Conditions <sup>[6]</sup>	Min	Тур <sup>[7]</sup>	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data	retention		2.0	-	-	V
I <sub>CCDR</sub>	Data retention current	LL – Commercial	$\label{eq:V_CC} \begin{array}{l} \textbf{V}_{CC} = 2.0 \ \text{V}, \ \overline{CE} \geq V_{CC} - 0.3 \ \text{V}, \\ \textbf{V}_{IN} \geq V_{CC} - 0.3 \ \text{V}, \ \text{or} \ \textbf{V}_{IN} \leq 0.3 \ \text{V} \end{array}$	-	0.1	5	μA
		LL – Industrial/ Automotive-A		-	0.1	10	μA
		LL – Automotive-E	1	_	0.1	10	μA
t <sub>CDR</sub> <sup>[7]</sup>	Chip deselect to data retention time			0	-	-	ns
t <sub>R</sub> [7]	Operation recovery time		CY62256NLL-55	55	-	_	ns
			CY62256NLL-70	70	-	_	1

#### **Data Retention Waveform**



Notes

6. No input may exceed V<sub>CC</sub> + 0.5 V.
7. Typical specifications are the mean values measured over a large sample size across normal production process variations and are taken at nominal conditions (T<sub>A</sub> = 25 °C, V<sub>CC</sub>). Parameters are guaranteed by design and characterization, and not 100% tested.



#### **Switching Characteristics**

Over the Operating Range

Parameter <sup>[8]</sup>	Description	CY622	CY62256N-55		CY62256N-70	
Parameter 191	Description	Min	Мах	Min	Max	– Unit
Read Cycle			•	•		-
t <sub>RC</sub>	Read cycle time	55	-	70	_	ns
t <sub>AA</sub>	Address to data valid	-	55	_	70	ns
t <sub>OHA</sub>	Data hold from address change	5	-	5	-	ns
t <sub>ACE</sub>	CE LOW to data valid	-	55	_	70	ns
t <sub>DOE</sub>	OE LOW to data valid	-	25	_	35	ns
t <sub>LZOE</sub>	OE LOW to low Z <sup>[9]</sup>	5	_	5	_	ns
t <sub>HZOE</sub>	OE HIGH to high Z <sup>[9, 10]</sup>	_	20	_	25	ns
t <sub>LZCE</sub>	CE LOW to low Z <sup>[9]</sup>	5	-	5	_	ns
t <sub>HZCE</sub>	CE HIGH to high Z <sup>[9, 10]</sup>	-	20	_	25	ns
t <sub>PU</sub>	CE LOW to power-up	0	-	0	-	ns
t <sub>PD</sub>	CE HIGH to power-down	-	55	_	70	ns
Write Cycle [11,	12]					
t <sub>WC</sub>	Write cycle time	55	-	70	-	ns
t <sub>SCE</sub>	CE LOW to write end	45	-	60	-	ns
t <sub>AW</sub>	Address setup to write end	45	-	60	-	ns
t <sub>HA</sub>	Address hold from write end	0	-	0	-	ns
t <sub>SA</sub>	Address setup to write start	0	-	0	-	ns
t <sub>PWE</sub>	WE pulse width	40	-	50	-	ns
t <sub>SD</sub>	Data setup to write end	25	-	30	-	ns
t <sub>HD</sub>	Data hold from write end	0	-	0	_	ns
t <sub>HZWE</sub>	WE LOW to high Z <sup>[9, 10]</sup>	-	20	-	25	ns
t <sub>LZWE</sub>	WE HIGH to low Z <sup>[9]</sup>	5	-	5	-	ns


Notes

Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 100-pF load capacitance.

9. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.
10. t<sub>HZCE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in (b) of <u>AC</u> Test Loads. Transition is measured ±500 mV from steady-state voltage.
11. The internal Write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a Write and either signal can terminate a Write by going HIGH. The data input setup and hold timing should <u>be</u> referenced to the rising edge of the signal that terminates the Write.
12. The minimum write cycle time for Write Cycle No. 3 (WE Controlled, OE LOW) is the sum of tHzwE and tsp.



#### **Switching Waveforms**




Notes

- 13. Device is continuously selected. OE, CE = V<sub>IL</sub>.
   14. WE is HIGH for Read cycle.
   15. Address valid prior to or coincident with CE transition LOW.



#### Switching Waveforms (continued)




#### Notes

- 16. The internal Write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a Write and either signal can terminate a Write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the Write.
- 17. Data I/O is high impedance if  $\overline{OE} = V_{|H|}$ . 18. If  $\overline{OE}$  goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
- 19. During this period, the I/Os are in output state and input signals should not be applied.
- 20. The minimum write cycle pulse width should be equal to the sum of tSD and tHZWE.






# **Typical DC and AC Characteristics**







### Typical DC and AC Characteristics (continued)



#### **Truth Table**


CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High Z	Deselect/power-down	Standby (I <sub>SB</sub> )
L	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	L	Х	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )



#### **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62256NLL-55SNXI	51-85092	28-pin SNC (300 Mils) Narrow Body (Pb-free)	Industrial
	CY62256NLL-55ZXI	51-85071	28-pin TSOP I (Pb-free)	
	CY62256NLL-55ZXA	51-85071	28-pin TSOP I (Pb-free)	Automotive-A
	CY62256NLL-55SNXE	51-85092	28-pin SNC (300 Mils) Narrow Body (Pb-free)	Automotive-E
	CY62256NLL-55ZXE	51-85071	28-pin TSOP I (Pb-free)	
70	CY62256NLL-70PXC	51-85017	28-pin (600 Mil) Molded DIP (Pb-free)	Commercial
	CY62256NLL-70SNXC	51-85092	28-pin SNC (300 Mils) Narrow Body (Pb-free)	
	CY62256NLL-70ZRXI	51-85074	28-pin Reverse TSOP I (Pb-free)	Industrial
	CY62256NLL-70SNXA	51-85092	28-pin SNC (300 Mils) Narrow Body (Pb-free)	Automotive-A

#### **Ordering Code Definitions**







#### **Package Diagrams**

Figure 10. 28-pin PDIP (1.480 × 0.550 × 0.195 Inches) P28.6/PZ28.6 Package Outline, 51-85017





Figure 11. 28-pin SNC (300 Mils) SN28.3 (Narrow Body) Package Outline, 51-85092





#### Package Diagrams (continued)





Figure 12. 28-pin TSOP I (8 × 13.4 × 1.2 mm) Z28 (Standard) Package Outline, 51-85071

Figure 13. 28-pin TSOP I (8 × 13.4 mm) Package Outline - Reverse, 51-85074





# Acronyms

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
VFBGA	Very Fine-Pitch Ball Grid Array

#### **Document Conventions**

#### Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
μA	microampere
mA	milliampere
MHz	megahertz
ns	nanosecond
Ω	ohm
pF	picofarad
V	volt
W	watt





# **Document History Page**

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	426504	NXR	See ECN	New data sheet.
*A	488954	NXR	See ECN	Added Automotive product Updated ordering Information table
*В	2715270	VKN / AESA	06/05/2009	Updated POD of 28-Pin (600-Mil) Molded DIP package (Spec# 51-85017)
*C	2891344	VKN	03/12/2010	Added Table of Contents Removed "L" product information Updated Ordering Information table Updated Package Diagrams (Figure 10, Figure 11, and Figure 12) Updated Sales, Solutions, and Legal Information
*D	3119519	AJU	01/04/2011	Updated Ordering Information. Added Ordering Code Definitions.
*E	3329873	RAME	07/27/11	Updated template and styles according to current Cypress standards. Added acronyms and units. Removed reference to AN1064 SRAM system guidelines. Updated operation recovery time parameter under Data Retention Characteristics on page 6.
*F	3433878	TAVA	11/09/11	Updated Package Diagrams.
*G	4122787	VINI	09/13/2013	Updated Package Diagrams: spec 51-85092 – Changed revision from *D to *E. Updated in new template. Completing Sunset Review.
*H	4525875	VINI	10/06/2014	Updated Maximum Ratings: Referred Note 2 in "Supply voltage to ground potential (pin 28 to pin 14)". Updated Package Diagrams: spec 51-85071 – Changed revision from *I to *J. spec 51-85074 – Changed revision from *G to *H. Completing Sunset Review.
*	4576406	VINI	01/16/2015	Added related documentation hyperlink in page 1. Added Note 12 in Switching Characteristics. Added note reference 12 in the Switching Characteristics table. Added Note 20 in Switching Waveforms. Added note reference 20 in Figure 9. Updated Figure 10 in Package Diagrams (spec 51-85017 *E to *F).



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

#### **PSoC<sup>®</sup> Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2006-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-06511 Rev. \*I

Revised January 16, 2015

All products and company names mentioned in this document may be the trademarks of their respective holders.