# mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





FLEx36<sup>™</sup> 3.3 V 32 K / 64 K / 128 K / 256 K × 36 Synchronous Dual-Port RAM

### Features

- True dual-ported memory cells that allow simultaneous access of the same memory location
- Synchronous pipelined operation
- Organization of 2-Mbit, 4-Mbit, and 9-Mbit devices
- Pipelined output mode allows fast operation
- 0.18-micron Complimentary metal oxide semiconductor (CMOS) for optimum speed and power
- High-speed clock to data access
- 3.3 V low power
   Active as low as 225 mA (typ)
   Standby as low as 55 mA (typ)
- Mailbox function for message passing
- Global master reset
- Separate byte enables on both ports
- Commercial and industrial temperature ranges
- IEEE 1149.1-compatible Joint test action group (JTAG) boundary scan
- 172-Ball fine-pitch ball grid array (FBGA) (1 mm pitch) (15 mm × 15 mm)
- 176-Pin thin quad plastic flatpack (TQFP) (24 mm × 24 mm × 1.4 mm)
- Counter wrap around control
   Internal mask register controls counter wrap-around
   Counter-interrupt flags to indicate wrap-around
   Memory block retransmit operation
- Counter readback on address lines
- Mask register readback on address lines
- Dual chip enables on both ports for easy depth expansion

### **Functional Description**

The FLEx36<sup>™</sup> family includes 2M, 4M, and 9M pipelined, synchronous, true dual-port static RAMs that are high-speed, low-power 3.3 V CMOS. Two ports are provided, permitting independent, simultaneous access to any location in memory. The result of writing to the same location by more than one port at the same time is undefined. Registers on control, address, and data lines allow for minimal setup and hold time.

During a Read operation, data is registered for decreased cycle time. Each port contains a burst counter on the input address register. After externally loading the counter with the initial address, the counter increments the address internally (more details to follow). The internal Write pulse width is independent of the duration of the R/W input signal. The internal Write pulse is self-timed to allow the shortest possible cycle times.

A HIGH on  $\overline{CE}_0$  or LOW on  $CE_1$  for one clock cycle powers down the internal circuitry to reduce the static power consumption. One cycle with chip enables asserted is required to reactivate the outputs.

Additional features include: readback of burst-counter internal address value on address lines, counter-mask registers to control the counter wrap-around, counter interrupt (CNTINT) flags, readback of mask register value on address lines, retransmit functionality, interrupt flags for message passing, JTAG for boundary scan, and asynchronous Master Reset (MRST).

The CY7C0853V/CY7C0853AV device in this family has limited features. Please see Address Counter and Mask Register Operations on page 9 for details.

For a complete list of related documentation, click here.

Density	2-Mbit (64 K × 36)	4-Mbit (128 K × 36)	9-Mbit (256 K × 36)
Part number	CY7C0851V/CY7C0851AV	CY7C0852V/CY7C0852AV	CY7C0853V/CY7C0853AV
Max. speed (MHz)	167	167	133
Max. access time - clock to data (ns)	4.0	4.0	4.7
Typical operating current (mA)	225	225	270
Package	176-pin TQFP, 172-ball FBGA	176-pin TQFP, 172-ball FBGA	172-ball FBGA

### **Product Selection Guide**

198 Champion Court

٠



### Logic Block Diagram

The Logic Block Diagram is as follows. [1]



#### Note

1. 9M device has 18 address bits, 4M device has 17 address bits, and 2M device has 16 address bits.



### Contents

Pin Configurations	4
Pin Definitions	7
Functional Overview	8
Master Reset	8
Mailbox Interrupts	8
Read/Write and Enable Operation (Any Port)	8
Address Counter and Mask Register Operations	9
IEEE 1149.1 Serial Boundary Scan (JTAG)	13
Performing a TAP Reset	13
Performing a Pause/Restart	13
Identification Register Definitions	13
Scan Registers Sizes	13
Instruction Identification Codes	13
Maximum Ratings	14
Operating Range	14
Electrical Characteristics	14
Capacitance	15
AC Test Load and Waveforms	15
Switching Characteristics	16
JTAG Timing	18
Switching Waveforms	19

Ordering Information	30
256 K × 36 (9 M) 3.3 V Synchronous	
CY7C0853V/CY7C0853AV Dual-Port SRAM	30
128 K × 36 (4 M) 3.3 V Synchronous	
CY7C0852V/CY7C0852AV Dual-Port SRAM	30
64 K × 36 (2 M) 3.3 V Synchronous	
CY7C0851V/CY7C0851AV Dual-Port SRAM	30
Ordering Code Definitions	31
Package Diagrams	32
Acronyms	35
Document Conventions	35
Units of Measure	35
Document History Page	36
Sales, Solutions, and Legal Information	39
Worldwide Sales and Design Support	39
Products	39
PSoC® Solutions	39
Cypress Developer Community	39
Technical Support	39



### **Pin Configurations**

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
A	DQ32L	DQ30L	CNTINTL	VSS	DQ13L	VDD	DQ11L	DQ11R	VDD	DQ13R	VSS	CNTINTR	DQ30R	DQ32R
в	A0L	DQ33L	DQ29L	DQ17L	DQ14L	DQ12L	DQ9L	DQ9R	DQ12R	DQ14R	DQ17R	DQ29R	DQ33R	A0R
С	NC	A1L	DQ31L	DQ27L	INTL	DQ15L	DQ10L	DQ10R	DQ15R	INTR	DQ27R	DQ31R	A1R	NC
D	A2L	A3L	DQ35L	DQ34L	DQ28L	DQ16L	VSS	VSS	DQ16R	DQ28R	DQ34R	DQ35R	A3R	A2R
Е	A4L	A5L	CE1L	BOL	VDD	VSS			VDD	VDD	BOR	CE1R	A5R	A4R
F	VDD	A6L	A7L	B1L	VDD					VSS	B1R	A7R	A6R	VDD
G	OEL	B2L	B3L	CEOL	C	Y7C0	851V/	CY7C	)851A	V	CEOR	B3R	B2R	OER
н	VSS	R/WL	A8L	CLKL	C	Y7C0	852V/	CY7C	)851A	V	CLKR	A8R	R∕₩R	VSS
J	A9L	A10L	VSS	ADSL	VSS		_			VDD	ADSR	MRST	A10R	A9R
κ	A11L	A12L	A15L <sup>[2]</sup>	CNTRSTL	VDD	VDD			VSS	VDD	CNTRSTR	A15R <sup>[2]</sup>	A12R	A11R
L	CNT/MSKL	A13L	CNTENL	DQ26L	DQ25L	DQ19L	VSS	VSS	DQ19R	DQ25R	DQ26R	CNTENR	A13R	CNT/MSKR
М	A16L <sup>[2]</sup>	A14L	DQ22L	DQ18L	TDI	DQ7L	DQ2L	DQ2R	DQ7R	ТСК	DQ18R	DQ22R	A14R	A16R <sup>[2]</sup>
Ν	DQ24L	DQ20L	DQ8L	DQ6L	DQ5L	DQ3L	DQ0L	DQ0R	DQ3R	DQ5R	DQ6R	DQ8R	DQ20R	DQ24R
Ρ	DQ23L	DQ21L	TDO	VSS	DQ4L	VDD	DQ1L	DQ1R	VDD	DQ4R	VSS	TMS	DQ21R	DQ23R

#### Figure 1. 172-ball BGA pinout (Top View)

Note 2. For CY7C0851V/CY7C0851AV, pins M1 and M14 are NC.



### Pin Configurations (continued)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Α	DQ32L	DQ30L	NC	VSS	DQ13L	VDD	DQ11L	DQ11R	VDD	DQ13R	VSS	NC	DQ30R	DQ32R
в	A0L	DQ33L	DQ29L	DQ17L	DQ14L	DQ12L	DQ9L	DQ9R	DQ12R	DQ14R	DQ17R	DQ29R	DQ33R	A0R
С	A17L	A1L	DQ31L	DQ27L	INTL	DQ15L	DQ10L	DQ10R	DQ15R	INTR	DQ27R	DQ31R	A1R	A17R
D	A2L	A3L	DQ35L	DQ34L	DQ28L	DQ16L	VSS	VSS	DQ16R	DQ28R	DQ34R	DQ35R	A3R	A2R
Е	A4L	A5L	VDD	BOL	VDD	VSS			VDD	VDD	BOR	VDD	A5R	A4R
F	VDD	A6L	A7L	B1L	VDD					VSS	B1R	A7R	A6R	VDD
G	OEL	B2L	B3L	VSS	CY	7C08	853V/	CY7C	0853	AV	VSS	B3R	B2R	OER
н	VSS	R/WL	A8L	CLKL							CLKR	A8R	R/WR	VSS
J	A9L	A10L	VSS	VSS	VSS					VDD	VSS	MRST	A10R	A9R
к	A11L	A12L	A15L	VDD	VDD	VDD			VSS	VDD	VDD	A15R	A12R	A11R
L	VDD	A13L	VSS	DQ26L	DQ25L	DQ19L	VSS	VSS	DQ19R	DQ25R	DQ26R	VSS	A13R	VDD
М	A16L	A14L	DQ22L	DQ18L	TDI	DQ7L	DQ2L	DQ2R	DQ7R	тск	DQ18R	DQ22R	A14R	A16R
Ν	DQ24L	DQ20L	DQ8L	DQ6L	DQ5L	DQ3L	DQ0L	DQ0R	DQ3R	DQ5R	DQ6R	DQ8R	DQ20R	DQ24R
Ρ	DQ23L	DQ21L	TDO	VSS	DQ4L	VDD	DQ1L	DQ1R	VDD	DQ4R	VSS	TMS	DQ21R	DQ23R

#### Figure 2. 172-ball BGA pinout (Top View)



### Pin Configurations (continued)





### **Pin Definitions**

Left Port	Right Port	Description					
A <sub>0L</sub> -A <sub>17L</sub> <sup>[3]</sup>	A <sub>0R</sub> -A <sub>17R</sub> <sup>[3]</sup>	Address inputs.					
ADS <sub>L</sub> <sup>[4]</sup>	ADS <sub>R</sub> <sup>[4]</sup>	Address strobe input. Used as an address qualifier. This signal should be asserted LOW for the part using the externally supplied address on the address pins and for loading this address into the burst address counter.					
CE0 <sub>L</sub> <sup>[4]</sup>	CE0 <sub>R</sub> <sup>[4]</sup>	Active LOW chip enable input.					
CE1 <sub>L</sub> <sup>[4]</sup>	CE1 <sub>R</sub> <sup>[4]</sup>	Active HIGH chip enable input.					
CLKL	CLK <sub>R</sub>	Clock signal. Maximum clock input rate is f <sub>MAX</sub> .					
CNTEN <sub>L</sub> <sup>[4]</sup>	CNTEN <sub>R</sub> <sup>[4]</sup>	<b>Counter enable input</b> . Asserting this signal LOW increments the <u>burst address counter of its</u> respective port on each rising edge of CLK. The increment is disabled if ADS or CNTRST are asserted LOW.					
CNTRST <sub>L</sub> <sup>[4]</sup>	CNTRST <sub>R</sub> <sup>[4]</sup>	<b>Counter reset input</b> . Asserting this signal LOW resets to zero the unmasked portion of the burst address counter of its respective port. CNTRST is not disabled by asserting ADS or CNTEN.					
CNT/MSK <sup>[4]</sup>	CNT/MSK <sub>R</sub> <sup>[4]</sup>	Address counter mask register enable input. Asserting this signal LOW enables access to the mask register. When tied HIGH, the mask register is not accessible and the address counter operations are enabled based on the status of the counter control signals.					
DQ <sub>0L</sub> –DQ <sub>35L</sub>	DQ <sub>0R</sub> -DQ <sub>35R</sub>	Data bus input/output.					
OEL	OE <sub>R</sub>	<b>Output enable input</b> . This asynchronous signal must be asserted LOW to enable the DQ data pins during Read operations.					
INTL	INT <sub>R</sub>	<b>Mailbox interrupt flag output</b> . The mailbox permits <u>communications</u> between ports. The upper two memory locations can be used for message passing. INT <sub>L</sub> is asserted LOW when the right port writes to the mailbox location of the left port, and vice versa. An interrupt to a port is deasserted HIGH when it reads the contents of its mailbox.					
CNTINT <sub>L</sub> <sup>[4]</sup>	CNTINT <sub>R</sub> <sup>[4]</sup>	Counter interrupt output. This pin is asserted LOW when the unmasked portion of the counter is incremented to all "1s."					
R/WL	R/W <sub>R</sub>	Read/Write enable input. Assert this pin LOW to write to, or HIGH to Read from the dual port memory array.					
B <sub>0L</sub> –B <sub>3L</sub>	B <sub>0R</sub> –B <sub>3R</sub>	Byte select inputs. Asserting these signals enables Read and Write operations to the corresponding bytes of the memory array.					
MRST		<b>Master reset input</b> . MRST is an asynchronous input signal and affects both ports. Asserting MRST LOW performs all of the reset functions as described in the text. A MRST operation is required at power up.					
TMS		<b>JTAG test mode select input</b> . It controls the advance of JTAG TAP state machine. State machine transitions occur on the rising edge of TCK.					
TDI		JTAG test data input. Data on the TDI input is shifted serially into selected registers.					
ТСК		JTAG test clock input.					
TDO		<b>JTAG test data output</b> . TDO transitions occur on the falling edge of TCK. TDO is normally three-stated except when captured data is shifted out of the JTAG TAP.					
V <sub>SS</sub>		Ground inputs.					
V <sub>DD</sub>		Power inputs.					

 <sup>9</sup>M device has 18 address bits, 4M device has 17 address bits, and 2M device has 16 address bits.
 These pins are not available for CY7C0853V/CY7C0853AV device.



### **Functional Overview**

#### Master Reset

The <u>FLEx36</u> family devices undergo a complete reset by taking its MRST input LOW. The <u>MRST</u> input can switch asynchronously to the clocks. The MRST initializes the internal burst counters to zero, and the <u>counter</u> mask registers to all ones (completely unmasked). The MRST also force<u>s the Mailbox</u> Interrupt (IN<u>T) flags</u> and the Counter Interrupt (CNTINT) flags HIGH. The MRST must be performed on the FLEx36 family devices after power up.

#### Mailbox Interrupts

The upper two memory locations may be used for message passing and permit communications between ports. Table 1 shows the interrupt operation for both ports of CY7C853V/CY7C0853AV. The highest memory location, 3FFFF

is the mailbox for the right port and 3FFFE is the mailbox for the left port. Table 1 shows that in order to set the  $INT_R$  flag, a Write operation by the left port to address 3FFFF asserts  $INT_R$  LOW. At least one byte has to be active for a Write to generate an interrupt. A valid Read of the 3FFFF location by the right port resets  $INT_R$  HIGH. At least one byte has to be active in order for a Read to reset the interrupt. When one port Writes to the other port's mailbox, the INT of the port that the mailbox belongs to is asserted LOW. The INT is reset when the owner (port) of the mailbox Reads the contents of the mailbox. The interrupt flag is set in a flow-thru mode (that is it follows the clock edge of the writing port). Also, the flag is reset in a flow-thru mode (that is it follows the clock edge of the reading port).

Each port can read the other port's mailbox without resetting the interrupt. And each port can write to its own mailbox without setting the interrupt. If an application does not require message passing, INT pins should be left open.

#### Table 1. Interrupt Operation Example [5, 6, 7, 8, 9]

Eurotion		Le	eft Port		Right Port				
Function	R/W		A <sub>0L-17L</sub>		R/W <sub>R</sub>	CER	A <sub>0R-17R</sub>	INT <sub>R</sub>	
Set right INT <sub>R</sub> flag	L	L	3FFFF	Х	Х	Х	Х	L	
Reset right INT <sub>R</sub> flag	Х	Х	Х	Х	Н	L	3FFFF	Н	
Set left INT <sub>L</sub> flag	Х	Х	Х	L	L	L	3FFFE	Х	
Reset left INT <sub>L</sub> flag	Н	L	3FFFE	Н	Х	Х	Х	Х	

#### Read/Write and Enable Operation (Any Port)

### Table 2. Read/Write and Enable Operation (Any Port) [12, 13, 10, 11]

		Inputs			Outputs	Operation
OE	CLK	CE <sub>0</sub>	CE1	R/W	DQ <sub>0</sub> DQ <sub>35</sub>	Operation
Х		Н	Х	Х	High Z	Deselected
Х		Х	L	Х	High Z	Deselected
Х	Г	L	Н	L	D <sub>IN</sub>	Write
Ĺ		Ĺ	H	H	D <sub>OUT</sub>	Read
Н	Х	L	Н	Х	High Z	Outputs disabled

- 5. 9 M device has 18 address bits, 4M device has 17 address bits, and 2M device has 16 address bits.
- 6.  $\overline{CE}$  is internal signal.  $\overline{CE}$  = LOW if  $\overline{CE}_0$  = LOW and  $CE_1$  = HIGH. For a single Read operation, CE only needs to be asserted once at the rising edge of the CLK and can be deasserted after that. Data is out after the following CLK edge and is three-stated after the next CLK edge.
- 7. OE is "Don't Care" for mailbox operation.
- 8. At least one of  $\overline{B0}$ ,  $\overline{B1}$ ,  $\overline{B2}$ , or  $\overline{B3}$  must be LOW.
- 9. A16x is a NC for CY7C0851V/CY7C0851AV, therefore the Interrupt Addresses are FFFF and FFFE.
- 10. OE is an asynchronous input signal.
- 11. When  $\overline{\text{CE}}$  changes state, deselection and Read happen after one cycle of latency.
- 12.9 M device has 18 address bits, 4M device has 17 address bits, and 2 M device has 16 address bits.
- 13. "X" = "Don't Care", "H" = HIGH, "L" = LOW.



#### Address Counter and Mask Register Operations

This section <sup>[14]</sup> describes the features only apply to CY7C0851V / CY7C0851AV / CY7C0852V / CY7C0852AV devices, but not to the CY7C0853V/CY7C0853AV device. Each port of these devices has a programmable burst address counter. The burst counter contains three registers: a counter register, a mask register, and a mirror register.

The **counter register** contains the address used to access the RAM array. It is changed only by the <u>Counter Load</u>, Increment, Counter Reset, and by master reset (MRST) operations.

The **mask register** value affects the Increment and Counter Reset operations by preventing the corresponding bits of the counter register<u>from</u> changing. It also affects the counter interrupt output (CNTINT). The mask register is changed <u>only</u> by the Mask Load and Mask Reset operations, and by the MRST. The mask register defines the counting range of the counter register. It divides the counter register into two regions: zero or more "0s" in the most significant bits define the masked region, one or more "1s" in the least significant bits define the unmasked region. Bit 0 may also be "0", masking the least significant counter bit and causing the counter to increment by two instead of one. The mirror register is used to reload the counter register on increment operations (see "retransmit", below). It always contains the value last loaded into the counter register, and is changed only by the Counter Load operation, and by the MRST.

Table 3 summarizes the operation of <u>these</u> registers and the required input control signals. The <u>MRST</u> control signal is asynchronous. <u>All</u> the other control signals in <u>Table 3</u> (CNT/MSK, <u>CNTRST</u>, <u>ADS</u>, <u>CNTEN</u>) are synchronized to the port's CLK. All these counter and mask operations are independent of the port's chip enable inputs (CE0 and CE1).

Counter enable (CNTEN) inputs are provided to stall the operation of the address input and utilize the internal address generated by the internal counter for fast, interleaved memory applications. A port's burst counter is loaded when the port's address strobe (ADS) and CNTEN signals are LOW. When the port's CNTEN is asserted and the ADS is deasserted, the address counter increments on each LOW to HIGH transition of that port's clock signal. This will Read/Write one word from/into each successive address location until CNTEN is deasserted. The counter can address the entire memory array, and loops back to the start. Counter reset (CNTRST) is used to reset the unmasked portion of the burst counter to 0s. A counter-mask register is used to control the counter wrap.

CLK	MRST	CNT/MSK	CNTRST	ADS	CNTEN	Operation	Description
Х	L	Х	Х	Х	Х	Master reset	Reset address counter to all 0s and mask register to all 1s.
Ч	Н	Н	L	Х	Х	Counter reset	Reset counter unmasked portion to all 0s.
Γ	Н	Н	Η	L	L Counter load Load counter with externa presented on address line		Load counter with external address value presented on address lines.
Γ	Н	Н	Η	L	Н	Counter readback	Read out counter internal value on address lines.
Ч	Н	Н	Н	Н	L	Counter increment	Internally increment address counter value.
Γ	Н	Н	Н	Н	Н	Counter hold	Constantly hold the address value for multiple clock cycles.
	Н	L	L	Х	Х	Mask reset	Reset mask register to all 1s.
μ	Н	L	Н	L	L	Mask load	Load mask register with value presented on the address lines.
	Н	L	Н	L	Н	Mask readback	Read out mask register value on address lines.
	Н	L	Н	Н	Х	Reserved	Operation undefined

Table 3. Address Counter and Counter-Mask Register Control Operation (Any Port) <sup>[15, 16]</sup>

<sup>14.</sup> This section describes the CY7C0852V/CY7C0852AV, which have 17 address bits and a maximum address value of 1FFFF. The CY7C0851V/CY7C0851AV has 16 address bits, register lengths of 16 bits, and a maximum address value of FFFF.

<sup>15. &</sup>quot;X" = "Don't Care," "H" = HIGH, "L" = LOW.

<sup>16.</sup> Counter operation and mask register operation is independent of chip enables.



#### Counter Reset Operation

All unmasked bits of the counter are reset to "0." All masked bits remain unchanged. The mirror register is loaded with the value of the burst counter. A Mask Reset followed by a Counter Reset will reset the counter and mirror registers to 00000, as will master reset (MRST).

#### Counter Load Operation

The address counter and mirror registers are both loaded with the address value presented at the address lines.

#### Counter Readback Operation

The internal value of the counter register can be read out on the address lines. Readback is pipelined; the address is valid  $t_{CA2}$  after the next rising edge of the port's clock. If address readback occurs while the port is enabled (CE0 LOW and CE1 HIGH), the data lines (DQs) is three-stated. Figure 4 on page 11 shows a block diagram of the operation.

#### Counter Increment Operation

Once the address counter register is initially loaded with an external address, the counter can internally increment the address value, potentially addressing the entire memory array. Only the unmasked bits of the counter register are incremented. The corresponding bit in the mask register must be a "1" for a counter bit to change. The counter register is incremented by 1 if the least significant bit is unmasked, and by 2 if it is masked. If all unmasked bits are "1", the next increment wraps the counter back to the initially loaded value. If an Increment results in all the unmasked bits of the counter being "1s", a counter interrupt flag (CNTINT) is asserted. The next Increment returns the counter register to its initial value, which was stored in the mirror register. The counter address can instead be forced to loop to 00000 by externally connecting CNTINT to CNTRST.<sup>[17]</sup> An increment that results in one or more of the unmasked bits of the counter being "0" deasserts the counter interrupt flag. The example in Figure 5 on page 12 shows the counter mask register loaded with a mask value of 0003Fh unmasking the first 6 bits with bit "0" as the LSB and bit "16" as the MSB. The maximum value the mask register can be loaded with is 1FFFFh. Setting the mask register to this value allows the counter to access the entire memory space. The address counter is then loaded with an initial value of 8h. The base address bits (in this case, the 6th address through the 16th address) are loaded with an address value but do not increment once the counter is configured for increment operation. The counter address starts at address 8h. The counter increments its internal address value till it reaches the mask register value of 3Fh. The counter wraps around the memory block to location 8h at the next count. CNTINT is issued when the counter reaches its maximum value.

#### Counter Hold Operation

Note

The value of all three registers can be constantly maintained unchanged for an unlimited number of clock cycles. Such operation is useful in applications where wait states are needed, or when address is available a few cycles ahead of data in a shared bus interface.

#### Counter Interrupt

The counter interrupt (CNTINT) is asserted LOW when an increment operation results in the unmasked portion of the counter register being all "1s." It is deasserted HIGH when an Increment operation results in any other value. It is also de-asserted by Counter Reset, <u>Counter Load</u>, Mask Reset and Mask Load operations, and by MRST.

#### Retransmit

Retransmit is a feature that allows the Read of a block of memory more than once without the need to reload the initial address. This eliminates the need for external logic to store and route data. It also reduces the complexity of the system design and saves board space. An internal "mirror register" is used to store the initially loaded address counter value. When the counter unmasked portion reaches its maximum value set by the mask register, it wraps back to the initial value stored in this "mirror register". If the counter is continuously configured in increment mode, it increments again to its maximum value and wraps back to the value initially stored into the "mirror register". Thus, the repeated access of the same data is allowed without the need for any external logic.

#### Mask Reset Operation

The mask register is reset to all "1s", which unmasks every bit of the counter. Master reset ( $\overline{\text{MRST}}$ ) also resets the mask register to all "1s".

#### Mask Load Operation

The mask register is loaded with the address value presented at the address lines. Not all values permit correct increment operations. Permitted values are of the form  $2^n - 1$  or  $2^n - 2$ . From the most significant bit to the least significant bit, permitted values have zero or more "0s", one or more "1s", or one "0". Thus 1FFFF, 003FE, and 00001 are permitted values, but 1F0FF, 003FC, and 00000 are not.

#### Mask Readback Operation

The internal value of the mask register can be read out on the address lines. Readback is pipelined; the address is valid  $t_{CM2}$  after the next rising edge of the <u>port</u>'s clock. If mask readback occurs while the port is enabled (CE0 LOW and CE1 HIGH), the data lines (DQs) is three-stated. Figure 4 on page 11 shows a block diagram of the operation.

#### Counting by Two

When the least significant bit of the mask register is "0," the counter increments by two. This may be used to connect the CY7C0851V/CY7C0851AV/CY7C0852V/CY7C0852AV as a 72-bit single port SRAM in which the counter of one port counts even addresses and the counter of the other port counts odd addresses. This even-odd address scheme stores one half of the 72-bit data in even memory locations, and the other half in odd memory locations.

<sup>17.</sup> CNTINT and CNTRST specs are guaranteed by design to operate properly at speed grade operating frequency when tied together.





Figure 4. Counter, Mask, and Mirror Logic Block Diagram <sup>[18]</sup>

#### Note

18.9M device has 18 address bits, 4M device has 17 address bits, and 2M device has 16 address bits.





### Figure 5. Programmable Counter-Mask Register Operation <sup>[19, 20]</sup>

Notes

19.9M device has 18 address bits, 4M device has 17 address bits, and 2M device has 16 address bits. 20. The "X" in this diagram represents the counter upper bits.



### IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C0851V / CY7C0851AV / CY7C0852V / CY7C0852AV / CY7C0853V / CY7C0853AV incorporates an IEEE 1149.1 serial boundary scan  $^{[21]}$  test access port (TAP). The TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1-compliant TAPs. The TAP operates using JEDEC-standard 3.3 V I/O logic levels. It is composed of three input connections and one output connection required by the test logic defined by the standard.

#### Performing a TAP Reset

A reset is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This reset does not affect the operation of the devices, and may be performed while the devices are operating. An MRST must be performed on the devices after power-up.

#### Performing a Pause/Restart

When a SHIFT-DR PAUSE-DR SHIFT-DR is performed the scan chain outputs the next bit in the chain twice. For example, if the value expected from the chain is 1010101, the device outputs a 11010101. This extra bit causes some testers to report an erroneous failure for the devices in a scan test. Therefore the tester should be configured to never enter the PAUSE-DR state.

### **Identification Register Definitions**

Instruction Field	Value	Description
Revision number (31:28)	0h	Reserved for version number.
Cypress device ID (27:12) C001h Defines Cypress part n		Defines Cypress part number for the CY7C0851V/CY7C0851AV
	C002h	Defines Cypress part number for the CY7C0852V/CY7C0852AV and CY7C0853V/CY7C0853AV
Cypress JEDEC ID (11:1)	034h	Allows unique identification of the DP family device vendor.
ID register presence (0)	1	Indicates the presence of an ID register.

#### **Scan Registers Sizes**

Register Name	Bit Size
Instruction	4
Bypass	1
Identification	32
Boundary Scan	n <sup>[22]</sup>

### **Instruction Identification Codes**

Instruction	Code	Description
EXTEST	0000	Captures the Input/Output ring contents. Places the BSR between the TDI and TDO.
BYPASS	1111	Places the BYR between TDI and TDO.
IDCODE	1011	Loads the IDR with the vendor ID code and places the register between TDI and TDO.
HIGHZ	0111	Places BYR between TDI and TDO. Forces all CY7C0851AV / CY7C0852AV / CY7C0853AV output drivers to a High Z state.
CLAMP	0100	Controls boundary to 1/0. Places BYR between TDI and TDO.
SAMPLE/PRELOAD	1000	Captures the input/output ring contents. Places BSR between TDI and TDO.
NBSRST	1100	Resets the non-boundary scan logic. Places BYR between TDI and TDO.
RESERVED	All other codes	Other combinations are reserved. Do not use other than the above.

#### Notes

21. Boundary scan is IEEE 1149.1-compatible. See "Performing a Pause/Restart" for deviation from strict 1149.1 compliance.

22. See details in the device BSDL files.



### **Maximum Ratings**

Exceeding maximum ratings <sup>[23]</sup> may impair the useful life of the device. These user guidelines are not tested.

Storage temperature	–65 °C to + 150 °C
Ambient temperature with Power applied	.–55 °C to + 125 °C
Supply voltage to ground potential	–0.5 V to + 4.6 V
DC voltage applied to Outputs in High Z state	0.5 V to V <sub>DD</sub> + 0.5 V

DC input voltage0.5 V	to V <sub>DD</sub> + 0.5 V <sup>[24]</sup>
Output current into outputs (LOW)	20 mA
Static discharge voltage (JEDEC JESD22-A114-2000B)	> 2000 V
Latch-up current	> 200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>
Commercial	0 °C to +70 °C	3.3 V ± 165 mV
Industrial	–40 °C to +85 °C	3.3 V ± 165 mV

### **Electrical Characteristics**

#### Over the Operating Range

Devementer	er Description		-167			-133			-100			Unit
Parameter			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V <sub>OH</sub>	Output HIGH voltage (V <sub>DD</sub> = Min.,	I <sub>OH</sub> = -4.0 mA)	2.4	—	—	2.4	—	—	2.4	-	-	V
V <sub>OL</sub>	Output LOW voltage (V <sub>DD</sub> = Min., I	I <sub>OL</sub> = +4.0 mA)	-	-	0.4	-	-	0.4	-	-	0.4	V
V <sub>IH</sub>	Input HIGH voltage		2.0	-	—	2.0	-	—	2.0	-	-	V
V <sub>IL</sub>	Input LOW voltage		-	-	0.8	-	-	0.8	-	-	0.8	V
I <sub>OZ</sub>	Output leakage current		-10	—	10	-10	—	10	-10	-	10	μA
I <sub>IX1</sub>	Input leakage current except TDI,	TMS, MRST	-10	—	10	-10	—	10	-10	-	10	μA
I <sub>IX2</sub>	Input leakage current TDI, TMS, M	IRST	-0.1	-	1.0	-0.1	—	1.0	-0.1	-	1.0	mA
lcc	Operating current for (V <sub>DD</sub> = Max.,I <sub>OUT</sub> = 0 mA), Outputs disabled	CY7C0851V / CY7C0851AV / CY7C0852V / CY7C0852AV	_	225	300	_	225	300	_	_	_	mA
	(	CY7C0853V / CY7C0853AV	_	_	_	_	270	400	-	200	310	
I <sub>SB1</sub> <sup>[25]</sup>	Standby current (both ports TTL level) $CE_L$ and $CE_B \ge V_{IH}$ , f = f <sub>MAX</sub>		-	90	115	-	90	115	-	90	115	mA
I <sub>SB2</sub> <sup>[25]</sup>	$\label{eq:standby_current} \frac{Standby_current}{CE_L} (one port TTL level) \\ CE_L \mid CE_R \geq V_{IH}, \ f = f_{MAX}$		-	160	210	-	160	210	-	160	210	mA
I <sub>SB3</sub> <sup>[25]</sup>	$\label{eq:standby_current} \frac{Standby\ current}{CE_L}\ and\ CE_R \geq V_{DD} - 0.2\ V,\ f = 0$		-	55	75	-	55	75	-	55	75	mA
I <sub>SB4</sub> <sup>[25]</sup>	$\label{eq:standby_current} \frac{Standby_current}{CE_L} (one port CMOS level) \\ CE_L \mid CE_R \geq V_{IH}, \ f = f_{MAX} \\ \end{array}$		-	160	210	-	160	210	-	160	210	mA
I <sub>SB5</sub>		CY7C0853V / CY7C0853AV	_	_	_	_	70	100	_	70	100	mA

- 23. The voltage on any input or I/O pin can not exceed the power pin during power up.
  24. Pulse width < 20 ns.</li>
  25. I<sub>SB1</sub>, I<sub>SB2</sub>, I<sub>SB3</sub> and I<sub>SB4</sub> are not applicable for CY7C0853V / CY7C0853AV because it can not be powered down by using chip enable pins.



### Capacitance

Part Number [26]	Parameter	Description	Test Conditions	Max	Unit
CY7C0851V/CY7C0851AV/	C <sub>IN</sub>	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz},$	13	pF
CY/C0852V/CY/C0852AV	C <sub>OUT</sub>	Output capacitance	$V_{DD} = 3.3 V$	10	pF
CY7C0853V / CY7C0853AV	C <sub>IN</sub>	Input capacitance		22	pF
	C <sub>OUT</sub>	Output capacitance		20	pF

### **AC Test Load and Waveforms**

Figure 6. AC Test Load and Waveforms





### **Switching Characteristics**

#### Over the Operating Range

		-167			-1	33	-1			
Parameter	ter Description CY7C0851V / CY7C0851V / CY7C0851AV / CY7C0851AV / CY7C0852V / CY7C0852V / CY7C0852AV CY7C0852AV		)853V / )853AV	CY7C0 CY7C0	Unit					
		Min	Max	Min	Max	Min	Max	Min	Max	-
f <sub>MAX2</sub>	Maximum operating frequency	-	167	_	133	_	133	-	100	MHz
t <sub>CYC2</sub>	Clock cycle time	6.0	-	7.5	-	7.5	_	10.0	_	ns
t <sub>CH2</sub>	Clock HIGH time	2.7	-	3.0	_	3.0	_	4.0	_	ns
t <sub>CL2</sub>	Clock LOW time	2.7	-	3.0	_	3.0	_	4.0	_	ns
t <sub>R</sub> [27]	Clock rise time	-	2.0	_	2.0	_	2.0	-	3.0	ns
t <sub>F</sub> [27]	Clock fall time	-	2.0	_	2.0	_	2.0	-	3.0	ns
t <sub>SA</sub>	Address setuptime	2.3	-	2.5	—	2.5	_	3.0	-	ns
t <sub>HA</sub>	Address hold time	0.6	-	0.6	-	0.6	_	0.6	_	ns
t <sub>SB</sub>	Byte select setup time	2.3	-	2.5	—	2.5	_	3.0	-	ns
t <sub>HB</sub>	Byte select hold time	0.6	-	0.6	—	0.6	_	0.6	-	ns
t <sub>SC</sub>	Chip enable setup time	2.3	-	2.5	_	NA	_	NA	_	ns
t <sub>HC</sub>	Chip enable hold time	0.6	-	0.6	_	NA	_	NA	_	ns
t <sub>SW</sub>	R/W setup time	2.3	-	2.5	—	2.5	_	3.0	-	ns
t <sub>HW</sub>	R/W hold time	0.6	-	0.6	_	0.6	_	0.6	_	ns
t <sub>SD</sub>	Input data setup time	2.3	-	2.5	—	2.5	_	3.0	-	ns
t <sub>HD</sub>	Input data hold time	0.6	-	0.6	_	0.6	-	0.6	_	ns
t <sub>SAD</sub>	ADS setup time	2.3	-	2.5	-	NA	-	NA	_	ns
t <sub>HAD</sub>	ADS hold time	0.6	-	0.6	_	NA	_	NA	_	ns
t <sub>SCN</sub>	CNTEN setup time	2.3	-	2.5	_	NA	_	NA	_	ns
t <sub>HCN</sub>	CNTEN hold time	0.6	-	0.6	_	NA	_	NA	_	ns
t <sub>SRST</sub>	CNTRST setup time	2.3	-	2.5	—	NA	_	NA	-	ns
t <sub>HRST</sub>	CNTRST hold time	0.6	-	0.6	_	NA	_	NA	_	ns
t <sub>SCM</sub>	CNT/MSK setup time	2.3	-	2.5	-	NA	_	NA	_	ns
t <sub>HCM</sub>	CNT/MSK hold time	0.6	-	0.6	—	NA	_	NA	-	ns
t <sub>OE</sub>	Output enable to data valid	-	4.0	_	4.4	-	4.7	-	5.0	ns
t <sub>OLZ</sub> [28, 29]	OE to Low Z	0	-	0	-	0	_	0	_	ns
t <sub>OHZ</sub> [28, 29]	OE to High Z	0	4.0	0	4.4	0	4.7	0	5.0	ns
t <sub>CD2</sub>	Clock to data valid	-	4.0	_	4.4	_	4.7	-	5.0	ns
t <sub>CA2</sub>	Clock to counter address valid	—	4.0	-	4.4	-	NA	-	NA	ns
t <sub>CM2</sub>	Clock to mask register readback valid	-	4.0	-	4.4	-	NA	-	NA	ns
t <sub>DC</sub>	Data output hold after clock HIGH	1.0	-	1.0	-	1.0	-	1.0	-	ns

#### Note

27. Except JTAG signals (t<sub>r</sub> and t<sub>f</sub> < 10 ns [max.]).</li>
28. This parameter is guaranteed by design, but it is not production tested.
29. Test conditions used are Load 2.



### Switching Characteristics (continued)

#### Over the Operating Range

	Description	-167 CY7C0851V / CY7C0851AV / CY7C0852V / CY7C0852AV		-133				-1		
Parameter				CY7C0851V / CY7C0851AV / CY7C0852V / CY7C0852AV		CY7C0853V / CY7C0853AV		CY7C0853V / CY7C0853AV		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>CKHZ</sub> [30, 31]	Clock HIGH to output High Z	0	4.0	0	4.4	0	4.7	0	5.0	ns
t <sub>CKLZ</sub> [30, 31]	Clock HIGH to output Low Z	1.0	4.0	1.0	4.4	1.0	4.7	1.0	5.0	ns
t <sub>SINT</sub>	Clock to INT set time	0.5	6.7	0.5	7.5	0.5	7.5	0.5	10	ns
t <sub>RINT</sub>	Clock to INT reset time	0.5	6.7	0.5	7.5	0.5	7.5	0.5	10	ns
t <sub>SCINT</sub>	Clock to CNTINT set time	0.5	5.0	0.5	5.7	NA	NA	NA	NA	ns
t <sub>RCINT</sub>	Clock to CNTINT reset time	0.5	5.0	0.5	5.7	NA	NA	NA	NA	ns
Port to Port D	elays									
t <sub>CCS</sub>	Clock to clock skew	5.2	-	6.0	-	6.0	_	8.0	-	ns
Master Reset	Timing									
t <sub>RS</sub>	Master reset pulse width	7.0	-	7.5	-	7.5	-	10.0	-	ns
t <sub>RSS</sub>	Master reset setup time	6.0	-	6.0	-	6.0	_	8.5	-	ns
t <sub>RSR</sub>	Master reset recovery time	6.0	-	7.5	-	7.5	-	10.0	-	ns
t <sub>RSF</sub>	Master reset to outputs inactive	-	10.0	-	10.0	-	10.0	-	10.0	ns
t <sub>RSCNTINT</sub>	Master reset to counter interrupt flag reset time	_	10.0	-	10.0	-	NA	-	NA	ns

#### Notes

This parameter is guaranteed by design, but it is not production tested.
 Test conditions used are Load 2.



### JTAG Timing

Parameter	Description	167/1	Unit	
	Description	Min	Max	onin
f <sub>JTAG</sub>	Maximum JTAG TAP controller frequency	_	10	MHz
t <sub>TCYC</sub>	TCK clock cycle time	100	-	ns
t <sub>TH</sub>	TCK clock HIGH time	40	-	ns
t <sub>TL</sub>	TCK clock LOW Time	40	-	ns
t <sub>TMSS</sub>	TMS setup to TCK clock rise	10	-	ns
t <sub>TMSH</sub>	TMS hold after TCK clock rise	10	-	ns
t <sub>TDIS</sub>	TDI setup to TCK clock rise	10	-	ns
t <sub>TDIH</sub>	TDI hold after TCK clock rise	10	-	ns
t <sub>TDOV</sub>	TCK clock LOW to TDO valid	-	30	ns
t <sub>TDOX</sub>	TCK clock LOW to TDO invalid	0	-	ns



### Figure 7. JTAG Switching Waveform



### Switching Waveforms



- Notes 32. CE is internal signal.  $\overline{CE} = LOW$  if  $\overline{CE}_0 = LOW$  and  $CE_1 = HIGH$ . For a single Read operation,  $\overline{CE}$  only needs to be asserted once at the rising edge of the CLK and <u>can</u> be deasserted after that. Data is out after the following CLK edge and is three-stated after the next CLK edge. <u>ITAC</u> are synchronous to the rising clock edge.
- 33. OE is asynchronously controlled; all other inputs (excluding MRST and JTAG) are synchronous to the rising clock edge.
- 34.  $\overline{ADS} = \overline{CNTEN} = LOW$ , and  $\overline{MRST} = \overline{CNTRST} = \overline{CNT}/\overline{MSK} = HIGH$ .
- 35. The output is disabled (high-impedance state) by  $\overline{CE} = V_{IH}$  following the next rising edge of the clock. 36. Addresses do not have to be accessed sequentially since  $\overline{ADS} = \overline{CNTEN} = V_{IL}$  with  $CNT/\overline{MSK} = V_{IH}$  constantly loads the address on the rising edge of the CLK. Numbers are for reference only.



### Switching Waveforms (continued)



#### Notes

37. In this depth-expansion example, B1 represents Bank #1 and B2 is Bank #2; each bank consists of one Cypress CY7C0851V/CY7C0851AV/CY7C0852V/CY7C0852AV device from this data sheet. ADDRESS<sub>(B1)</sub> = ADDRESS<sub>(B2)</sub>.

- 38.  $\overline{ADS} = \overline{CNTEN} = \overline{B0} \overline{B3} = \overline{OE} = LOW;$   $\overline{MRST} = \overline{CNTRST} = CNT/\overline{MSK} = HIGH.$
- 39. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.
- 40. During "No Operation," data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.
- 41.  $\overline{CE}_0 = \overline{OE} = \overline{B0} \overline{B3} = LOW; CE_1 = R/W = \overline{CNTRST} = \overline{MRST} = HIGH.$
- 42.  $\overline{CE_0} = \overline{B0} \overline{B3} = R/W = LOW$ ;  $CE_1 = \overline{CNTRST} = \overline{MRST} = CNT/MSK = HIGH$ . When R/W first switches low, since OE = LOW, the Write operation cannot be completed (labelled as no operation). One clock cycle is required to three-state the I/O for the Write operation on the next rising edge of CLK.





Switching Waveforms (continued)

- 43. Addresses do not have to be accessed sequentially since ADS = CNTEN = V<sub>IL</sub> with CNT/MSK = V<sub>IH</sub> constantly loads the address on the rising edge of the CLK. Numbers are for reference only
- 44. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.
- 45.  $\overline{CE}_0 = \overline{DE} = \overline{B0} \overline{B3} = LOW$ ;  $CE_1 = R/W = \overline{CNTRST} = \overline{MRST} = HIGH.$ 46.  $\overline{CE}_0 = \overline{B0} \overline{B3} = R/W = LOW$ ;  $CE_1 = CNTRST = CNT/MSK = HIGH.$  When R/W first switches low, since OE = LOW, the Write operation cannot be completed (labelled as no operation). One clock cycle is required to three-state the I/O for the Write operation on the next rising edge of CLK.



### Switching Waveforms (continued)



Note

<sup>47.</sup>  $\overline{CE}_0 = \overline{B0} - \overline{B3} = R/\overline{W} = LOW; CE_1 = \overline{CNTRST} = \overline{MRST} = CNT/\overline{MSK} = HIGH.$  When  $R/\overline{W}$  first switches low, since OE = LOW, the Write operation cannot be completed (labelled as no operation). One clock cycle is required to three-state the I/O for the Write operation on the next rising edge of CLK.



### Switching Waveforms (continued)



Figure 16. Disabled to Write- to- Read to Write-to-Read



### Switching Waveforms (continued)





### Switching Waveforms (continued)



Notes 48.  $\overline{CE}_0 = \overline{B}_0 - \overline{B}_3 = LOW$ ;  $CE_1 = \overline{MRST} = CNT/\overline{MSK} = HIGH$ .

49. No dead cycle exists during counter reset. A Read or Write cycle may be coincidental with the counter reset.

50. Retransmit happens if the counter remains in increment mode after it wraps to initially loaded value.