imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





CY7C09569V CY7C09579V

3.3 V 16K/32K × 36 FLEx36[®] Synchronous Dual-Port Static RAM

Features

- True dual-ported memory cells which allow simultaneous access of the same memory location
- Two flow-through/pipelined devices
 16K × 36 organization (CY7C09569V)
 32K × 36 organization (CY7C09579V)
- 0.25-micron CMOS for optimum speed/power
- Three modes
 - Flow-through
 - Pipelined
 - □ Burst
- Bus-matching capabilities on right port (× 36 to × 18 or × 9)
- Byte-select capabilities on left port
- 100 MHz pipelined operation
- High-speed clock to data access 5/6 ns
- 3.3 V low operating power
 - □ Active = 250 mA (typical) □ Standby = 10 μ A (typical)
- Fully synchronous interface for ease of use
- Burst counters increment addresses internally
 - Shorten cycle times
 - Minimize bus noise
- Supported in flow-through and pipelined modes
- Counter address read back via I/O lines
- Single chip enable
- Automatic power-down
- Commercial and industrial temperature ranges
- Compact package
 - □ 144-pin TQFP (20 × 20 × 1.4 mm)
 - □ 144-pin Pb-free TQFP (20 × 20 × 1.4 mm)
 - □ 172-ball BGA (15 × 15 × 0.51 mm (1.0 mm pitch))

Selection Guide

Functional Description

The CY7C09569V and CY7C09579V are high-speed 3.3 V synchronous CMOS 16K and 32K × 36 dual-port static RAMs. Two ports are provided, permitting independent, simultaneous access for reads and writes to any location in memory. Registers on control, address, and data lines allow for minimal set-up and hold times. In pipelined output mode, data is registered for decreased cycle time. Clock to data valid t_{CD2} = 5 ns (pipelined). Flow-through mode can also be used to bypass the pipelined output register to eliminate access latency. In flow-through mode data will be available t_{CD1} = 12.5 ns after the address is clocked into the device. Pipelined output or flow-through mode is selected via the FT/Pipe pin.

Each port contains a burst counter on the input address register. The internal write pulse width is independent of the external R/W LOW duration. The internal write pulse is self-timed to allow the shortest possible cycle times.

A HIGH on \overline{CE} for one clock cycle will power down the internal circuitry to reduce the static power consumption. In the pipelined mode, one cycle is required with \overline{CE} LOW to reactivate the outputs.

Counter Enable Inputs are provided to stall the operation of the address input and utilize the internal address generated by the internal counter for fast interleaved memory applications. A port's burst counter is loaded with the port's Address Strobe (ADS). When the port's Count Enable (CNTEN) is asserted, the address counter will increment on each LOW-to-HIGH transition of that port's clock signal. This will read/write one word from/into each successive address location until CNTEN is deasserted. The counter can address the entire memory array and will loop back to the start. Counter Reset (CNTRST) is used to reset the burst counter.

Parts are available in 144-pin Thin Quad Plastic Flatpack (TQFP), 144-pin Pb-free Thin Quad Plastic Flatpack (TQFP) and 172-ball Ball Grid Array (BGA) packages.

For a complete list of related documentation, click here.

Description	CY7C09569V	Unit	
Description	-100	-83	Unit
f _{MAX2} (pipelined)	100	83	MHz
Maximum access time (clock to data, pipelined)	5	6	ns
Typical operating current I _{CC}	250	240	mA
Typical standby current for I _{SB1} (both ports TTL level)	30	25	mA
Typical standby current for I _{SB3} (both ports CMOS level)	10	10	μA

Cypress Semiconductor Corporation Document Number: 38-06054 Rev. *K 198 Champion Court

t • San Jose, CA 95134-1709 • 408-943-2600 Revised September 16, 2016



Logic Block Diagram





Contents

Pin Configurations	4
Pin Definitions	6
Maximum Ratings	7
Operating Range	7
Electrical Characteristics	7
Capacitance	8
AC Test Load and Waveforms	8
Switching Characteristics	9
Switching Waveforms	11
Read/Write and Enable Operation	24
Address Counter Control Operation	24
Right Port Configuration	25
Right Port Operation	25
Readout of Internal Address Counter	25
Left Port Operation	25
Counter Operation	26
Bus Match Operation	26
Long-Word (36-bit) Operation	26

	~ -
Word (18-bit) Operation	27
Byte (9-bit) Operation	27
Ordering Information	28
16K × 36 3.3 V Synchronous Dual-Port SRAM	28
32K × 36 3.3 V Synchronous Dual-Port SRAM	28
Ordering Code Definitions	28
Package Diagrams	29
Acronyms	31
Document Conventions	31
Units of Measure	31
Document History Page	32
Sales, Solutions, and Legal Information	33
Worldwide Sales and Design Support	33
Products	33
PSoC®Solutions	33
Cypress Developer Community	33
Technical Support	33



Pin Configurations





Notes

2. This pin is A14L for CY7C09579V.

3. This pin is A14R for CY7C09579V.



Pin Configurations (continued)

Figure 2.	172-ball BGA	(15 × 15 × 1.25 mm)) pinout (Te	op View)
i igui c z.	TIL-buil DOA	10 10 1.20	, pinout (it	

_	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Α	I/O32L	I/O30L	NC	VSS	I/013L	VDD	I/011L	I/011R	VDD	I/013R	VSS	NC	I/030R	I/032R
в	A0L	I/O33L	I/O29	I/017L	I/014L	I/012L	I/O9L	I/09R	I/012R	I/014R	I/017R	I/029R	I/033R	A0R
С	NC	A1L	I/O31L	I/027L	NC	I/O15L	I/O10L	I/010R	I/015R	NC	I/027R	I/O31R	A1R	NC
D	A2L	A3L	I/O35L	I/O34L	I/028L	I/O16L	VSS	VSS	I/O16R	I/028R	I/O34R	I/035R	A3R	A2R
Е	A4L	A5L	NC	B0L	NC	NC			NC	NC	BM	NC	A5R	A4R
F	VDD	A6L	A7L	B1L	NC					NC	SIZE	A7R	A6R	VDD
G	OEL	B2L	B3L	CEL							CER	VSS	BE	OER
н	VSS	R/WL	A8L	CLKL							CLKR	A8R	R/WR	VSS
J	A9L	A10L	VSS	ADSL	NC					NC	ADSR	VSS	A10R	A9R
κ	A11L	A12L	NC	CNTRSTL	NC	NC			NC	NC	CNTRSTR	NC	A12R	A11R
L	FT/PIPEL	A13L	CNTENL	I/O26L	I/025L	I/O19L	VSS	VSS	I/019R	I/025R	I/026R	CNTENR	A13R	FT/PIPER
м	NC	NC ^[4]	I/O22L	I/O18L	NC	I/07L	I/O2L	I/O2R	I/07R	NC	I/O18R	I/022R	NC ^[5]	NC
Ν	I/O24L	I/O20L	I/O8L	I/O6L	I/O5L	I/O3L	I/O0L	I/00R	I/O3R	I/05R	I/O6R	I/08R	I/020R	I/024R
Ρ	I/O23L	I/021L	NC	VSS	I/O4L	VDD	I/O1L	I/O1R	VDD	I/O4R	VSS	NC	I/021R	I/023R

Notes4. This pin is A14L for CY7C09579V.5. This pin is A14R for CY7C09579V.



Pin Definitions

Left Port	Right Port	Description
A _{0L} -A _{13/14L}	A _{0R} –A _{13/14R}	Address Inputs (A ₀ –A ₁₃ for 16K, A ₀ –A ₁₄ for 32K devices).
ADSL	ADS _R	Address Strobe Input. Used as an address qualifier. This signal should be asserted LOW to assert the part using the externally supplied address on Address Pins. To load this address into the Burst Address Counter both ADS and CNTEN have to be LOW. ADS is disabled if CNTRST is asserted LOW.
CEL	CER	Chip Enable Input.
CLKL	CLK _R	Clock Signal. This input can be free-running or strobed. Maximum clock input rate is f _{MAX} .
CNTENL	CNTENR	Counter Enable Input. Asserting this signal LOW increments the burst address counter of its respective port on each rising edge of CLK. CNTEN is disabled if CNTRST is asserted LOW.
CNTRSTL	CNTRSTR	Counter <u>Reset Input</u> . Asserting this signal LOW resets the burst address counter of its respective port to zero. CNTRST is not disabled by asserting ADS or CNTEN.
I/O _{0L} –I/O _{35L}	I/O _{0R} -I/O _{35R}	Data Bus Input/Output
OEL	OE _R	Output Enable Input. This signal must be asserted LOW to enable the I/O data pins during read operations.
R/WL	R/W _R	Read/Write Enable Input. This signal is asserted LOW to write to the dual port memory array. For read operations, assert this pin HIGH.
FT/PIPE _L	FT/PIPE _R	Flow-Through/Pipelined Select Input. For flow-through mode operation, assert this pin LOW. For pipelined mode operation, assert this pin HIGH.
$\overline{B}_{0L} - \overline{B}_{3L}$	-	Byte Select Inputs. Asserting these signals enable read and write operations to the corresponding bytes of the memory array.
-	BM, SIZE	Select Pins for Bus Matching. See Bus Matching for details.
-	BE	Big Endian Pin. See Bus Matching for details.
V _{SS}		Ground Input.
V _{DD}		Power Input.



Maximum Ratings

Exceeding maximum ratings^[6] may shorten the useful life of the device. User guidelines are not tested.

Storage temperature	–65 °C to +150 °C
Ambient temperature with power applied	–55 °C to +125 °C
Supply voltage to ground potential	–0.5 V to +4.6 V
DC voltage applied to outputs in High Z state	–0.5 V to V _{DD} + 0.5 V

DC input voltage ^[7]	–0.5 V to V _{DD} + 0.5 V
Output current into outputs (LOW)	
Static discharge voltage	> 2001 V
Latch-up current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{DD}
Commercial	0 °C to +70 °C	$3.3 \text{ V} \pm 165 \text{ mV}$

Electrical Characteristics

Over the Operating Range

		CY7C09569V / CY7C09579V						
Parameter	Description		-100		-83			Unit
		Min	Тур	Max	Min	Тур	Max	
V _{OH}	Output HIGH Voltage (V _{DD} = Min., I _{OH} = -4.0 mA)	2.4	-	_	2.4	-	-	V
V _{OL}	Output LOW Voltage (V _{DD} = Min., I _{OL} = +4.0 mA)	-	-	0.4	-	-	0.4	V
V _{IH}	Input HIGH Voltage	2.0	-	-	2.0	-	-	V
V _{IL}	Input LOW Voltage	-	-	0.8	-	-	0.8	V
I _{OZ}	Output Leakage Current	-10	-	10	-10	-	10	μA
Icc	Operating Current (V _{DD} = Max., I _{OUT} = 0 mA) Outputs Disabled	-	250	385	-	240	360	mA
I _{SB1}	$\frac{Standby C}{CE_L \& CE_R \ge V_{IH}, f = f_{MAX}}$	_	30	75	_	25	70	mA
I _{SB2}	$\frac{Standby Current (One Port TTL Level)}{CE_L \mid CE_R \geq V_{IH}, f = f_{MAX}}$	-	170	220	-	160	210	mA
I _{SB3}	$\begin{array}{l} \mbox{Standby Current} \\ (\underline{Both} \ \underline{Ports} \ CMOS \ Level) \\ \hline CE_L \ \& \ \overline{CE}_R \geq V_{DD} - 0.2 \ V, \ f = 0 \end{array}$	-	0.01	1	-	0.01	1	mA
I _{SB4}		-	150	200	-	140	190	mA

Notes
6. The voltage on any input or I/O pin can not exceed the power pin during power-up.
7. Pulse width < 20 ns.



Capacitance

Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz, V _{DD} = 3.3 V	10	pF
C _{OUT}	Output capacitance		10	pF

AC Test Load and Waveforms





(b) Load Derating Curve

Notes

8. External AC Test Load Capacitance = 10 pF.
 9. (Internal I/O pad Capacitance = 10 pF + AC Test Load.



Switching Characteristics

Over the Operating Range

		C	Y7C09569V	/CY7C09579	Unit	
Parameter	Description	-1	00	-		
		Min	Max	Min	Max	
f _{MAX1}	f _{Max} Flow-Through	-	67	-	45	MHz
f _{MAX2}	f _{Max} Pipelined	-	100	-	83	MHz
t _{CYC1}	Clock Cycle Time – Flow-Through	15	-	22	-	ns
t _{CYC2}	Clock Cycle Time – Pipelined	10	-	12	-	ns
t _{CH1}	Clock HIGH Time – Flow-Through	6.5	-	7.5	-	ns
t _{CL1}	Clock LOW Time – Flow-Through	6.5	-	7.5	-	ns
t _{CH2}	Clock HIGH Time – Pipelined	4	-	5	-	ns
t _{CL2}	Clock LOW Time – Pipelined	4	-	5	-	ns
t _R	Clock Rise Time	-	3	-	3	ns
t _F	Clock Fall Time	-	3	-	3	ns
t _{SA}	Address Set-Up Time	3.5	_	4	-	ns
t _{HA}	Address Hold Time	0.5	_	0.5	-	ns
t _{SB}	Byte Select Set-Up Time	3.5	-	4	-	ns
t _{HB}	Byte Select Hold Time	0.5	-	0.5	-	ns
t _{SC}	Chip Enable Set-Up Time	3.5	-	4	-	ns
t _{HC}	Chip Enable Hold Time	0.5	-	0.5	-	ns
t _{SW}	R/W Set-Up Time	3.5	-	4	-	ns
t _{HW}	R/W Hold Time	0.5	-	0.5	-	ns
t _{SD}	Input Data Set-Up Time	3.5	-	4	-	ns
t _{HD}	Input Data Hold Time	0.5	-	0.5	-	ns
t _{SAD}	ADS Set-Up Time	3.5	-	4	-	ns
t _{HAD}	ADS Hold Time	0.5	-	0.5	-	ns
t _{SCN}	CNTEN Set-Up Time	3.5	_	4	-	ns
t _{HCN}	CNTEN Hold Time	0.5	-	0.5	-	ns
t _{SRST}	CNTRST Set-Up Time	3.5	-	4	-	ns
t _{HRST}	CNTRST Hold Time	0.5	-	0.5	-	ns



Switching Characteristics (continued)

Over the Operating Range

		CY7C09569V/CY7C09579V				
Parameter	Description	-1	00	3-	Unit	
		Min Max		Min		Max
t _{OE}	Output Enable to Data Valid	-	8	_	9	ns
t _{OLZ} ^[10, 11]	OE to Low Z	2	-	2	-	ns
t _{OHZ} ^[10, 11]	OE to High Z	1	7	1	7	ns
t _{CD1}	Clock to Data Valid – Flow-Through	-	12.5	-	18	ns
t _{CD2}	Clock to Data Valid – Pipelined	-	5	-	6	ns
t _{CA1}	Clock to Counter Address Valid – Flow-Through	-	12.5	-	18	ns
t _{CA2}	Clock to Counter Address Valid – Pipelined	-	9	-	10	ns
t _{DC}	Data Output Hold After Clock HIGH	2	-	2	-	ns
t _{CKHZ} [10, 11]	Clock HIGH to Output High Z	2	6	2	7	ns
t _{CKLZ} ^[10, 11]	Clock HIGH to Output Low Z	2	-	2	-	ns
Port to Port D	elays					
t _{CWDD}	Write Port Clock HIGH to Read Data Delay	-	30	_	35	ns
t _{CCS}	Clock to Clock Set-Up Time	-	9	_	10	ns

This parameter is guaranteed by design, but it is not production tested.
 Test conditions used are Load 2.



Switching Waveforms



Figure 4. Read Cycle for Flow-Through Output (\overline{FT} /PIPE = V_{IL}) [12, 13, 14, 15]



Notes

12. <u>OE</u> is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
 13. ADS = V_{IL}. CNTEN = V_{IL} and CNTRST = V_{IH}.
 14. The output is disabled (high-impedance state) by CE=V_{IH} following the next rising edge of the clock.
 15. Addresses do not have to be accessed sequentially since ADS = V_{IL} constantly loads the address on the rising edge of the CLK. Numbers are for reference only.







Notes

Notes
16. OE is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
17. The output is disabled (high-impedance state) by CE=V_{IH} following the next rising edge of the clock.
18. Timing shown is for x18 bus matching; x9 bus matching is similar with 4 cycles between address inputs.
19. See table "Right Port Operation" for data output on first and subsequent cycles.
20. CNTEN = V_{IL}. In x9 and x18 Bus Matching Burst Mode operations (Write or Read), ADS can toggle on the rising edge of every clock cycle or it can be at V_{IH} level all the time except when loading the initial external address (i.e. ADS = V_{IL} only required when reading or writing the first Byte or Word).





Notes

Notes
21. In this depth expansion example, B1 represents Bank #1 and B2 is Bank #2; Each Bank consists of one Cypress dual-port device from this data sheet. <u>ADDRESS_(B1) = ADDRESS_(B2).
22. B0 = B1 = B2 = B3 = BM = SIZE = ADS = CNTEN = V_{IL}, CNTRST = V_{IH}.
23. The same waveforms apply for a right port write to flow-through left port read.
24. <u>CE</u> = B0 = B1 = B2 = B3 = ADS = CNTEN=V_{IL}; CNT<u>RS</u>T = V_{IH}.
25. OE = V_{IL} for the right port, which is being read from. OE = V_{IH} for the left port, which is being written to.
26. If t_{CCS} ≤ maximum specified, then data from right port READ is not valid until the maximum specified for t_{CWDD}. If t_{CCS} > maximum specified, then data is not valid until t_{CCS} + t_{CD1} (t_{CWDD} does not apply in this case).
</u>





Notes

^{27.} Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{|L}$ constantly loads the address on the rising edge of the CLK. Numbers are for reference only. 28. <u>Output state (HIGH, LOW, or High-Imp</u>edance) is determined by the previous cycle control signals. 29. $\overline{CE} = \overline{ADS} = \overline{CNTEN} = V_{|L}$; $\overline{CNTRST} = V_{|H}$. 30. During "No Operation," data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.





Figure 11. Pipelined Read-to-Write-to-Read (OE Controlled) ^[31, 32, 33, 34]

Notes

- 31. Test conditions used are Load 2.

32. Output state (HIGH, LOW, or High-Impedance) is determined by the previous cycle control signals.
 33. CE = ADS = CNTEN = V_{IL}; CNTRST = V_{IH}.
 34. During "No Operation," data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.





Figure 12. Bus Match Pipelined Read-to-Write-to-Read ($\overline{OE} = V_{IL}$) [35, 36, 37, 38, 39, 40, 41]

Notes

- 35. Test conditions used are Load 2.
- 36. Timing shown is for x18 bus matching; x9 bus matching is similar with 4 cycles between address inputs.
- 37. See table "Right Port Operation" for data output on first and subsequent cycles.
- 38. CNTEN = V_{IL} . In x9 and x18 Bus Matching Burst Mode operations (Write or Read), ADS can toggle on the rising edge of every clock cycle or it can be at V_{IH} level all the time except when loading the initial external address (i.e. ADS = V_{IL} only required when reading or writing the first Byte or Word).
- 39. $\overline{CE} = \overline{ADS} = \overline{CNTEN} = V_{IL}$; $\overline{CNTRST} = V_{IH}$. 40. During "No Operation," data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.
- 41. BM, SIZE, and BE must be reconfigured 1 cycle before operation is guaranteed. BM, SIZE, and BE should remain static for any particular port configuration.





Figure 13. Flow-Through Read-to-Write-to-Read ($\overline{OE} = V_{IL}$) [42, 43, 44, 45, 46, 47]

Notes

42. ADS = V_{IL} , $\overline{\text{CNTEN}} = V_{IL}$ and $\overline{\text{CNTRST}} = V_{IH}$. 43. Addresses do not have to be accessed sequentially since $\overline{\text{ADS}} = V_{IL}$ constantly loads the address on the rising edge of the CLK. Numbers are for reference only. 44. Timing shown is for x18 bus matching; x9 bus matching is similar with 4 cycles between address inputs.

^{45.} See table "Right Port Operation" for data output on first and subsequent cycles. 46. $\overrightarrow{CE} = \overrightarrow{ADS} = \overrightarrow{CNTEN} = V_{IL}$; $\overrightarrow{CNTRST} = V_{IH}$. 47. During "No Operation," data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity. 48. Output state (HIGH, LOW, or High-Impedance) is determined by the previous cycle control signals.





Figure 15. Bus Match Flow-Through Read-to-Write-to-Read ($\overline{OE} = V_{IL}$) [49, 50, 51, 52, 53, 54, 55]

Notes

- 49. Test conditions used are Load 2.
- 50. Timing shown is for x 18 bus matching; x 9 bus matching is similar with 4 cycles between address inputs.
- 50. Immig shown is for x 18 bus matching; x 9 bus matching is similar with 4 cycles between address inputs.
 51. See table "Right Port Operation" for data output on first and subsequent cycles.
 52. CNTEN = V_{IL}. In x9 and x18 Bus Matching Burst Mode operation<u>s (W</u>rite or Read), ADS can toggle on the rising edge of every clock cycle or it can be at V_{IH} level all the time except when loading the initial external address (i.e. ADS = V_{IL} only required when reading or writing the first Byte or Word).
 53. CE = ADS = CNTEN = V_{IL}; CNTRST = V_{IH}.
 54. During "No Operation," data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.
 55. BM, SIZE, and BE must be reconfigured 1 cycle before operation is guaranteed. BM, SIZE, and BE should remain static for any particular port configuration.











Note 56. $\overline{CE} = \overline{OE} = V_{IL}$; $R/W = \overline{CNTRST} = V_{IH}$.





Figure 18. Write with Address Counter Advance (Flow-Through or Pipelined Outputs) [57, 58]

Notes 57. $\overline{CE} = \overline{B0} = \overline{B1} = \overline{B2} = \overline{B3} = R\overline{/W} = V_{IL}$; $\overline{CNTRST} = V_{IH}$. 58. The "Internal Address" is equal to the "External Address" when $\overline{ADS} = \overline{CNTEN} = V_{IL}$ and $\overline{CNTRST} = V_{IH}$.





Figure 19. Counter Reset (Pipelined Outputs) [59, 60, 61, 62, 63]

Notes

- 59. Test conditions used are Load 2.
- 60. Output state (HIGH, LOW, or High-Impedance) is determined by the previous cycle control signals. 61. $\overrightarrow{CE} = \overrightarrow{B0} = \overrightarrow{B1} = \overrightarrow{B2} = \overrightarrow{B3} = V_{IL}$.
- 62. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset.
- 63. Output state (HIGH, LOW, or High-Impedance) is determined by the previous cycle control signals. Ideally, DATA_{OUT} should be in the High-Impedance state during a valid WRITE cycle.





Figure 20. Counter Reset (Flow-Through Outputs) [64, 65, 66, 67, 68]

Notes

- 64. Output state (HIGH, LOW, or High-Impedance) is determined by the previous cycle control signals.
- 65. During "No Operation," data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity. 66. $\overline{CE} = \overline{B0} = \overline{B1} = \overline{B2} = \overline{B3} = V_{IL}$.

- 67. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset. 68. Output state (HIGH, LOW, or High-Impedance) is determined by the previous cycle control signals. Ideally, DATA_{OUT} should be in the High-Impedance state during a valid WRITE cycle.





Figure 21. Pipelined Read of State of Address Counter [69, 70, 71]

Notes

69. $\overline{CE} = \overline{OE} = V_{IL}$; $\overline{R/W} = \overline{CNTRST} = V_{IH}$. 70. When reading ADDRESS_{OUT} in x 9 Bus Match mode, readout of A_N is extended by 1 cycle.

71. For Pipelined address counter read, signals from address counter operation table from must be valid for 2 consecutive cycles for x 36 and x 18 mode and for 3 consecutive cycles for x 9 mode.

72. For flow-through address counter read, signals from address counter operation table must be valid for consecutive cycles for x 36.



Read/Write and Enable Operation

The Read/Write and Enable Operation is described as follows. [73, 74, 75]

Inputs				Outputs	Oneration	
OE	CLK	CE	R/W	I/O ₀ –I/O ₃₅	Operation	
X		Н	х	High Z	Deselected ^[76]	
X		L	L	D _{IN}	Write	
L		L	Н	D _{OUT}	Read ^[76]	
Н	Х	L	Х	High Z	Outputs disabled	

Address Counter Control Operation

Address	Previous Address	CLK	OE	R/W	ADS	CNTEN	CNTRST	Mode	Operation
Х	х	μ	Х	Х	Х	Х	L	Reset	Counter reset
A _n	х	Ļ	Х	Х	L	L	Н	Load	Address load into counter
A _n	A _n	Ļ	L	Н	L	Н	Н	Hold + Read	External address blocked – counter address readout
Х	A _n	Ļ	Х	Х	Н	Н	Н	Hold	External address blocked – counter disabled
X	A _n		Х	Х	Н	L	Н	Increment	Counter increment

The Address Counter Control Operation is described as follows. ^[73, 77]

Notes

73. "X" = "Don't Care," "H" = V_{IH} , "L" = V_{IL} . 74. <u>ADS</u>, CNTEN, CNTRST = "Don't Care." 75. OE is <u>an</u> asynchronous input signal. 76. When CE changes state In the pipeli<u>ned</u> mode, deselection and read happen in the following clock cycle. 77. Counter operation is independent of CE.



Right Port Configuration

The Right Port Configuration is described as follows. ^[78, 79]

BM	SIZE	Configuration	I/O Pins used
0	0	× 36	I/O _{0R-35R}
1	0	× 18	I/O _{0R-17R}
1	1	× 9	I/O _{0R-8R}

Right Port Operation

The Right Port Operation is described as follows. [80]

Configuration	BE	Data on 1st Cycle	Data on 2nd Cycle	Data on 3rd Cycle	Data on 4th Cycle
× 18	0	Q _{0R-17R}	Q _{18R-35R}	_	_
× 18	1	Q _{18R-35R}	Q _{0R-17R}	-	-
× 9	0	Q _{0R-8R}	Q _{9R-17R}	Q _{18R-26R}	Q _{27R-35R}
× 9	1	Q _{27R-35R}	Q _{18R-26R}	Q _{9R-17R}	Q _{0R-8R}

Readout of Internal Address Counter

The Readout of Internal Address Counter is described as follows. [81]

Configuration	Address on 1st Cycle	I/O Pins used on 1st Cycle	Address on 2nd Cycle	I/O Pins used on 2nd Cycle
Left Port × 36	A _{0L-14L}	I/O _{3L-17L}	-	-
Right Port × 36	A _{0R-14R}	I/O _{3R-17R}	-	-
Right Port × 18	WA, A _{0R-14R}	I/O _{2R-17R}	-	-
Right Port × 9	A _{6R-14R}	I/O _{0R-8R}	BA, WA, A _{0R-5R}	I/O _{1R-8R}

Left Port Operation

The Left Port Operation is described as follows.

Control Pin	Effect
BO	I/O ₀₋₈ Byte Control
B1	I/O ₉₋₁₇ Byte Control
B2	I/O ₁₈₋₂₆ Byte Control
B3	I/O ₂₇₋₃₅ Byte Control

Notes

- 78. BM, SIZE, and BE must be reconfigured 1 cycle before operation is guaranteed. BM, SIZE, and BE should remain static for any particular port configuration. 79. In x36 mode, BE input is a "Don't Care."

80. DQ represents data output of the chip.

81. x18 and x9 configuration apply to right port only.