



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



9-Mbit (256K × 36/512K × 18) Pipelined SRAM

Features

- Supports bus operation up to 200 MHz
- Available speed grades: 200 MHz, and 166 MHz
- Registered inputs and outputs for pipelined operation
- 3.3 V core power supply (V_{DD})
- 2.5 V/3.3 V I/O operation (V_{DDQ})
- Fast clock-to-output times
 - 3.0 ns (for 200 MHz device)
- Provide high performance 3-1-1-1 access rate
- User selectable burst counter supporting Intel® Pentium® interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed writes
- Asynchronous output enable
- Single cycle chip deselect
- Available in Pb-free 100-pin TQFP package, non Pb-free 119-ball BGA package, and 165-ball FBGA package
- TQFP available with 3-chip enable and 2-chip enable
- IEEE 1149.1 JTAG-compatible boundary scan

Functional Description

The CY7C1360C/CY7C1362C SRAM integrates 256K × 36 and 512K × 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable (\overline{CE}_1), depth-expansion chip enables (\overline{CE}_2 and $\overline{CE}_3^{[1]}$), burst control inputs (ADSC, ADSP, and ADV), write enables (BW_X , and BWE), and global write (GW). Asynchronous inputs include the output enable (\overline{OE}) and the ZZ pin.

Addresses and chip enables are registered at the rising edge of clock when either address strobe processor (ADSP) or address strobe controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self-timed write cycle. This part supports byte write operations (see [Pin Definitions on page 8](#) and [Truth Table on page 11](#) for further details). Write cycles can be one to two or four bytes wide as controlled by the byte write control inputs. GW when active LOW causes all bytes to be written.

The CY7C1360C/CY7C1362C operate from a +3.3 V core power supply while all outputs may operate with either a +2.5 or +3.3 V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.

For a complete list of related documentation, click [here](#).


Selection Guide

Description	200 MHz	166 MHz	Unit
Maximum access time	3.0	3.5	ns
Maximum operating current	220	180	mA
Maximum CMOS standby current	40	40	mA


Note

1. \overline{CE}_3 is for A version of TQFP (3 Chip Enable option) and 165-ball FBGA package only. 119-ball BGA is offered only in 2 Chip Enable.

Logic Block Diagram – CY7C1360C



Logic Block Diagram – CY7C1362C





Contents

Pin Configurations	4	Identification Register Definitions	19
Pin Definitions	8	Scan Register Sizes	19
Functional Overview	9	Instruction Codes	19
Single Read Accesses	9	Boundary Scan Order	20
Single Write Accesses Initiated by ADSP	9	Boundary Scan Order	21
Single Write Accesses Initiated by ADSC	10	Maximum Ratings	22
Burst Sequences	10	Operating Range	22
Sleep Mode	10	Neutron Soft Error Immunity	22
Interleaved Burst Address Table	10	Electrical Characteristics	22
Linear Burst Address Table	10	Capacitance	23
ZZ Mode Electrical Characteristics	10	Thermal Resistance	23
Truth Table	11	AC Test Loads and Waveforms	24
Partial Truth Table for Read/Write	12	Switching Characteristics	25
Partial Truth Table for Read/Write	12	Switching Waveforms	26
IEEE 1149.1 Serial Boundary Scan (JTAG)	13	Ordering Information	30
Disabling the JTAG Feature	13	Ordering Code Definitions	30
Test Access Port (TAP)	13	Package Diagrams	31
PERFORMING A TAP RESET	13	Acronyms	34
TAP REGISTERS	13	Document Conventions	34
TAP Instruction Set	13	Units of Measure	34
TAP Controller State Diagram	15	Document History Page	35
TAP Controller Block Diagram	16	Sales, Solutions, and Legal Information	38
TAP Timing	16	Worldwide Sales and Design Support	38
TAP AC Switching Characteristics	17	Products	38
3.3 V TAP AC Test Conditions	17	PSoC@Solutions	38
3.3 V TAP AC Output Load Equivalent	17	Cypress Developer Community	38
2.5 V TAP AC Test Conditions	17	Technical Support	38
2.5 V TAP AC Output Load Equivalent	17		
TAP DC Electrical Characteristics and Operating Conditions	18		

Pin Configurations

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout (3 Chip Enables - A Version)





Pin Configurations *(continued)*

Figure 3. 119-ball BGA (14 × 22 × 2.4 mm) pinout (2 Chip Enables with JTAG)

CY7C1360C (256K × 36)

	1	2	3	4	5	6	7
A	V _{DDQ}	A	A	$\overline{\text{ADSP}}$	A	A	V _{DDQ}
B	NC/288M	CE ₂	A	$\overline{\text{ADSC}}$	A	A	NC/576M
C	NC/144M	A	A	V _{DD}	A	A	NC/1G
D	DQ _C	DQP _C	V _{SS}	NC	V _{SS}	DQP _B	DQ _B
E	DQ _C	DQ _C	V _{SS}	$\overline{\text{CE}}_1$	V _{SS}	DQ _B	DQ _B
F	V _{DDQ}	DQ _C	V _{SS}	$\overline{\text{OE}}$	V _{SS}	DQ _B	V _{DDQ}
G	DQ _C	DQ _C	$\overline{\text{BW}}_C$	$\overline{\text{ADV}}$	$\overline{\text{BW}}_B$	DQ _B	DQ _B
H	DQ _C	DQ _C	V _{SS}	$\overline{\text{GW}}$	V _{SS}	DQ _B	DQ _B
J	V _{DDQ}	V _{DD}	NC	V _{DD}	NC	V _{DD}	V _{DDQ}
K	DQ _D	DQ _D	V _{SS}	CLK	V _{SS}	DQ _A	DQ _A
L	DQ _D	DQ _D	$\overline{\text{BW}}_D$	NC	$\overline{\text{BW}}_A$	DQ _A	DQ _A
M	V _{DDQ}	DQ _D	V _{SS}	$\overline{\text{BWE}}$	V _{SS}	DQ _A	V _{DDQ}
N	DQ _D	DQ _D	V _{SS}	A1	V _{SS}	DQ _A	DQ _A
P	DQ _D	DQP _D	V _{SS}	A0	V _{SS}	DQP _A	DQ _A
R	NC	A	MODE	V _{DD}	NC	A	NC
T	NC	NC/72M	A	A	A	NC/36M	ZZ
U	V _{DDQ}	TMS	TDI	TCK	TDO	NC	V _{DDQ}

Pin Configurations *(continued)*

Figure 4. 165-ball FBGA (13 × 15 × 1.4 mm) pinout (3 Chip Enables with JTAG)

CY7C1360C (256K × 36)

	1	2	3	4	5	6	7	8	9	10	11
A	NC/288M	A	\overline{CE}_1	\overline{BW}_C	\overline{BW}_B	\overline{CE}_3	\overline{BWE}	\overline{ADSC}	\overline{ADV}	A	NC
B	NC/144M	A	CE2	\overline{BW}_D	\overline{BW}_A	CLK	\overline{GW}	\overline{OE}	\overline{ADSP}	A	NC/576M
C	DQP _C	NC	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC/1G	DQP _B
D	DQ _C	DQ _C	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQ _B	DQ _B
E	DQ _C	DQ _C	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQ _B	DQ _B
F	DQ _C	DQ _C	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQ _B	DQ _B
G	DQ _C	DQ _C	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQ _B	DQ _B
H	NC	V _{SS}	NC	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	NC	NC	ZZ
J	DQ _D	DQ _D	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQ _A	DQ _A
K	DQ _D	DQ _D	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQ _A	DQ _A
L	DQ _D	DQ _D	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQ _A	DQ _A
M	DQ _D	DQ _D	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQ _A	DQ _A
N	DQP _D	NC	V _{DDQ}	V _{SS}	NC	NC/18M	NC	V _{SS}	V _{DDQ}	NC	DQP _A
P	NC	NC/72M	A	A	TDI	A1	TDO	A	A	A	A
R	MODE	NC/36M	A	A	TMS	A0	TCK	A	A	A	A

Pin Definitions

Name	I/O	Description
A ₀ , A ₁ , A	Input-synchronous	Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and CE ₁ , CE ₂ , and CE ₃ ^[2] are sampled active. A1:A0 are fed to the two-bit counter.
BW _A , BW _B , BW _C , BW _D	Input-synchronous	Byte write select inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input-synchronous	Global write enable input, active LOW. When asserted LOW on the rising edge of CLK, a global write is conducted (all bytes are written, regardless of the values on BW _X and BWE).
BWE	Input-synchronous	Byte write enable input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input-clock	Clock input. Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE ₁	Input-synchronous	Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE ₂ and CE ₃ ^[2] to select/deselect the device. ADSP is ignored if CE ₁ is HIGH. CE ₁ is sampled only when a new external address is loaded.
CE ₂	Input-synchronous	Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with CE ₁ and CE ₃ ^[2] to select/deselect the device. CE ₂ is sampled only when a new external address is loaded.
CE ₃ ^[2]	Input-synchronous	Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE ₁ and CE ₂ to select/deselect the device. Not available for AJ package version. Not connected for BGA. Where referenced, CE ₃ ^[2] is assumed active throughout this document for BGA. CE ₃ is sampled only when a new external address is loaded.
OE	Input-asynchronous	Output enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input-synchronous	Advance input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input-synchronous	Address strobe from processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ADSP is ignored when CE ₁ is deasserted HIGH.
ADSC	Input-synchronous	Address strobe from controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input-asynchronous	ZZ “sleep” input, active HIGH. When asserted HIGH places the device in a non-time-critical “sleep” condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQs, DQP _X	I/O-synchronous	Bidirectional data I/O lines. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP _X are placed in a tristate condition.
V _{DD}	Power supply	Power supply inputs to the core of the device.
V _{SS}	Ground	Ground for the core of the device.
V _{SSQ}	I/O ground	Ground for the I/O circuitry.
V _{DDQ}	I/O power supply	Power supply for the I/O circuitry.
MODE	Input-static	Selects burst order. When tied to GND selects linear burst sequence. When tied to V _{DD} or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode pin has an internal pull-up.

Note

2. CE₃ is for A version of 100-pin TQFP (3 Chip Enable option) and 165-ball FBGA package only. 119-ball BGA is offered only in 2 Chip Enable.

Pin Definitions (continued)

Name	I/O	Description
TDO	JTAG serial output synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not being used, this pin should be disconnected. This pin is not available on TQFP packages.
TDI	JTAG serial input synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being used, this pin can be disconnected or connected to V_{DD} . This pin is not available on TQFP packages.
TMS	JTAG serial input synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being used, this pin can be disconnected or connected to V_{DD} . This pin is not available on TQFP packages.
TCK	JTAG-clock	Clock input to the JTAG circuitry. If the JTAG feature is not being used, this pin must be connected to V_{SS} . This pin is not available on TQFP packages.
NC	—	No connects. Not internally connected to the die
NC (18, 36, 72, 144, 288, 576, 1G)	—	These pins are not connected. They will be used for expansion to the 18M, 36M, 72M, 144M 288M, 576M, and 1G densities.

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t_{CO}) is 3.0 ns (200 MHz device).

The CY7C1360C/CY7C1362C supports secondary cache in systems using either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the processor address strobe (ADSP) or the controller address strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the byte write enable (\overline{BWE}) and byte write select (BW_X) inputs. A global write enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous chip selects (\overline{CE}_1 , CE_2 , $\overline{CE}_3^{[3]}$) and an asynchronous output enable (OE) provide for easy bank selection and output tristate control. ADSP is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) \overline{CE}_1 , CE_2 , $\overline{CE}_3^{[3]}$ are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if \overline{CE}_1 is HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the address register while being presented to the memory array. The corresponding data is allowed to propagate to the input of the

output registers. At the rising edge of the next clock, the data is allowed to propagate through the output register and on the data bus within 3.0 ns (200 MHz device) if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tristated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal. Consecutive single read cycles are supported. After the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output tristates immediately.

Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW and (2) \overline{CE}_1 , CE_2 , $\overline{CE}_3^{[3]}$ are all asserted active. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The write signals (GW, BWE, and BW_X) and ADV inputs are ignored during this first cycle.

ADSP-triggered write accesses require two clock cycles to complete. If GW is asserted LOW on the second clock rise, the data presented to the DQs inputs is written into the corresponding address location in the memory array. If GW is HIGH, then the write operation is controlled by BWE and BW_X signals. The CY7C1360C/CY7C1362C provides byte write capability that is described in the Write Cycle Descriptions table. Asserting the byte write enable input (BWE) with the selected byte write (BW_X) input, will selectively write to only the desired bytes. Bytes not selected during a byte write operation remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1360C/CY7C1362C is a common I/O device, the output enable (OE) must be deasserted HIGH before presenting data to the DQs inputs. Doing so tristates the output drivers. As a safety precaution, DQs are automatically tristated whenever a Write cycle is detected, regardless of the state of OE.

Note

- \overline{CE}_3 is for A version of TQFP (3 Chip Enable option) and 165-ball FBGA package only. 119-ball BGA is offered only in 2 Chip Enable.

Single Write Accesses Initiated by $\overline{\text{ADSC}}$

$\overline{\text{ADSC}}$ write accesses are initiated when the following conditions are satisfied: (1) $\overline{\text{ADSC}}$ is asserted LOW, (2) $\overline{\text{ADSP}}$ is deasserted HIGH, (3) $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_3^{[4]}$ are all asserted active, and (4) the appropriate combination of the write inputs ($\overline{\text{GW}}$, $\overline{\text{BWE}}$, and $\overline{\text{BW}}_X$) are asserted active to conduct a write to the desired byte(s). $\overline{\text{ADSC}}$ -triggered write accesses require a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The $\overline{\text{ADV}}$ input is ignored during this cycle. If a global write is conducted, the data presented to the DQs is written into the corresponding address location in the memory core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation remains unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1360C/CY7C1362C is a common I/O device, the output enable ($\overline{\text{OE}}$) must be deasserted HIGH before presenting data to the DQs inputs. Doing so tristates the output drivers. As a safety precaution, DQs are automatically tristated whenever a write cycle is detected, regardless of the state of $\overline{\text{OE}}$.

Burst Sequences

The CY7C1360C/CY7C1362C provides a two-bit wraparound counter, fed by A1:A0, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting $\overline{\text{ADV}}$ LOW at clock rise automatically increments the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation 'sleep' mode. Two clock cycles are required to enter into or exit from this 'sleep' mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the 'sleep' mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the 'sleep' mode. $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_3^{[4]}$, $\overline{\text{ADSP}}$, and $\overline{\text{ADSC}}$ must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

Interleaved Burst Address Table

(MODE = Floating or V_{DD})

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I_{DDZZ}	Sleep mode standby current	$\text{ZZ} \geq V_{\text{DD}} - 0.2 \text{ V}$	–	50	mA
t_{ZZS}	Device operation to ZZ	$\text{ZZ} \geq V_{\text{DD}} - 0.2 \text{ V}$	–	$2t_{\text{CYC}}$	ns
t_{ZZREC}	ZZ recovery time	$\text{ZZ} \leq 0.2 \text{ V}$	$2t_{\text{CYC}}$	–	ns
t_{ZZI}	ZZ active to sleep current	This parameter is sampled	–	$2t_{\text{CYC}}$	ns
t_{RZZI}	ZZ inactive to exit sleep current	This parameter is sampled	0	–	ns

Note

4. $\overline{\text{CE}}_3$ is for A version of 100-pin TQFP (3 Chip Enable option) and 165-ball FBGA package only. 119-ball BGA is offered only in 2 Chip Enable.

Truth Table

The Truth Table for CY7C1360C and CY7C1362C follows. [5, 6, 7, 8, 9, 10]

Operation	Address Used	\overline{CE}_1	CE_2	\overline{CE}_3	ZZ	\overline{ADSP}	\overline{ADSC}	\overline{ADV}	\overline{WRITE}	\overline{OE}	CLK	DQ
Deselect cycle, power-down	None	H	X	X	L	X	L	X	X	X	L-H	Tri-state
Deselect cycle, power-down	None	L	L	X	L	L	X	X	X	X	L-H	Tri-state
Deselect cycle, power-down	None	L	X	H	L	L	X	X	X	X	L-H	Tri-state
Deselect cycle, power-down	None	L	L	X	L	H	L	X	X	X	L-H	Tri-state
Deselect cycle, power-down	None	L	X	H	L	H	L	X	X	X	L-H	Tri-state
Sleep mode, power-down	None	X	X	X	H	X	X	X	X	X	X	Tri-state
READ cycle, begin burst	External	L	H	L	L	L	X	X	X	L	L-H	Q
READ cycle, begin burst	External	L	H	L	L	L	X	X	X	H	L-H	Tri-state
WRITE cycle, begin burst	External	L	H	L	L	H	L	X	L	X	L-H	D
READ cycle, begin burst	External	L	H	L	L	H	L	X	H	L	L-H	Q
READ cycle, begin burst	External	L	H	L	L	H	L	X	H	H	L-H	Tri-state
READ cycle, continue burst	Next	X	X	X	L	H	H	L	H	L	L-H	Q
READ cycle, continue burst	Next	X	X	X	L	H	H	L	H	H	L-H	Tri-state
READ cycle, continue burst	Next	H	X	X	L	X	H	L	H	L	L-H	Q
READ cycle, continue burst	Next	H	X	X	L	X	H	L	H	H	L-H	Tri-state
WRITE cycle, continue burst	Next	X	X	X	L	H	H	L	L	X	L-H	D
WRITE cycle, continue burst	Next	H	X	X	L	X	H	L	L	X	L-H	D
READ cycle, suspend burst	Current	X	X	X	L	H	H	H	H	L	L-H	Q
READ cycle, suspend burst	Current	X	X	X	L	H	H	H	H	H	L-H	Tri-state
READ cycle, suspend burst	Current	H	X	X	L	X	H	H	H	L	L-H	Q
READ cycle, suspend burst	Current	H	X	X	L	X	H	H	H	H	L-H	Tri-state
WRITE cycle, suspend burst	Current	X	X	X	L	H	H	H	L	X	L-H	D
WRITE cycle, suspend burst	Current	H	X	X	L	X	H	H	L	X	L-H	D

Notes

- X = "Don't Care." H = Logic HIGH, L = Logic LOW.
- \overline{WRITE} = L when any one or more byte write enable signals and \overline{BWE} = L or \overline{GW} = L. \overline{WRITE} = H when all byte write enable signals, \overline{BWE} , \overline{GW} = H.
- The DQ pins are controlled by the current cycle and the \overline{OE} signal. \overline{OE} is asynchronous and is not sampled with the clock.
- \overline{CE}_1 , CE_2 , and \overline{CE}_3 are available only in the TQFP package. BGA package has only two chip selects \overline{CE}_1 and CE_2 .
- The SRAM always initiates a read cycle when \overline{ADSP} is asserted, regardless of the state of \overline{GW} , \overline{BWE} , or \overline{BW}_x . Writes may occur only on subsequent clocks after the \overline{ADSP} or with the assertion of \overline{ADSC} . As a result, \overline{OE} must be driven HIGH prior to the start of the Write cycle to allow the outputs to tri-state. \overline{OE} is a don't care for the remainder of the write cycle.
- \overline{OE} is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tri-State when \overline{OE} is inactive or when the device is deselected, and all data bits behave as output when \overline{OE} is active (LOW).

Partial Truth Table for Read/Write

The Partial Truth Table for Read/Write for CY7C1360C follows. [11, 12]

Function (CY7C1360C)	\overline{GW}	\overline{BWE}	\overline{BW}_D	\overline{BW}_C	\overline{BW}_B	\overline{BW}_A
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write byte A – (DQ _A and DQP _A)	H	L	H	H	H	L
Write byte B – (DQ _B and DQP _B)	H	L	H	H	L	H
Write bytes B, A	H	L	H	H	L	L
Write byte C – (DQ _C and DQP _C)	H	L	H	L	H	H
Write bytes C, A	H	L	H	L	H	L
Write bytes C, B	H	L	H	L	L	H
Write bytes C, B, A	H	L	H	L	L	L
Write byte D – (DQ _D and DQP _D)	H	L	L	H	H	H
Write bytes D, A	H	L	L	H	H	L
Write bytes D, B	H	L	L	H	L	H
Write bytes D, B, A	H	L	L	H	L	L
Write bytes D, C	H	L	L	L	H	H
Write bytes D, C, A	H	L	L	L	H	L
Write bytes D, C, B	H	L	L	L	L	H
Write all bytes	H	L	L	L	L	L
Write all bytes	L	X	X	X	X	X

Partial Truth Table for Read/Write

The Partial Truth Table for Read/Write for CY7C1362C follows. [11, 12]

Function (CY7C1362C)	\overline{GW}	\overline{BWE}	\overline{BW}_B	\overline{BW}_A
Read	H	H	X	X
Read	H	L	H	H
Write byte A – (DQ _A and DQP _A)	H	L	H	L
Write byte B – (DQ _B and DQP _B)	H	L	L	H
Write bytes B, A	H	L	L	L
Write all bytes	H	L	L	L
Write all bytes	L	X	X	X

Notes

11. The DQ pins are controlled by the current cycle and the \overline{OE} signal. \overline{OE} is asynchronous and is not sampled with the clock.

12. Table only lists a partial listing of the byte write combinations. Any combination of \overline{BW}_x is valid. Appropriate write will be done based on which byte write is active.

IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1360C incorporates a serial boundary scan test access port (TAP) in the BGA package only. The TQFP package does not offer this functionality. This part operates in accordance with IEEE Standard 1149.1-1900, but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 3.3 V or 2.5 V I/O logic levels.

The CY7C1360C contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V_{DD} through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device comes up in a reset state which does not interfere with the operation of the device.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see [TAP Controller State Diagram on page 15](#). TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (see [Instruction Codes on page 19](#)). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and enable data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the [TAP Controller Block Diagram on page 16](#). Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to enable fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This enables data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The [Boundary Scan Order on page 20](#) and [Boundary Scan Order on page 21](#) show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in [Identification Register Definitions on page 19](#).

TAP Instruction Set

Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in [Instruction Codes on page 19](#). Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail in this section.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-0 instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a high Z state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a high Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and \overline{CK} captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD enables an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required - that is, while data captured is shifted out, the preloaded data can be shifted in.


BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

Reserved


These instructions are not implemented but are reserved for future use. Do not use these instructions.

TAP Controller State Diagram




The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

TAP Controller Block Diagram



TAP Timing



TAP AC Switching Characteristics


Over the Operating Range

Parameter ^[13, 14]	Description	Min	Max	Unit
Clock				
t_{TCYC}	TCK clock cycle time	50	–	ns
t_{TF}	TCK clock frequency	–	20	MHz
t_{TH}	TCK clock HIGH time	20	–	ns
t_{TL}	TCK clock LOW time	20	–	ns
Output Times				
t_{TDOV}	TCK clock LOW to TDO valid	–	10	ns
t_{TDOX}	TCK clock LOW to TDO invalid	0	–	ns
Setup Times				
t_{TMSS}	TMS setup to TCK clock rise	5	–	ns
t_{TDIS}	TDI setup to TCK clock rise	5	–	ns
t_{CS}	Capture setup to TCK rise	5	–	ns
Hold Times				
t_{TMSh}	TMS hold after TCK clock rise	5	–	ns
t_{TDIH}	TDI hold after clock rise	5	–	ns
t_{CH}	Capture hold after clock rise	5	–	ns

3.3 V TAP AC Test Conditions

Input pulse levels V_{SS} to 3.3 V
 Input rise and fall times 1 ns
 Input timing reference levels 1.5 V
 Output reference levels 1.5 V
 Test load termination supply voltage 1.5 V


3.3 V TAP AC Output Load Equivalent



2.5 V TAP AC Test Conditions

Input pulse levels V_{SS} to 2.5 V
 Input rise and fall time 1 ns
 Input timing reference levels 1.25 V
 Output reference levels 1.25 V
 Test load termination supply voltage 1.25 V

2.5 V TAP AC Output Load Equivalent



Notes

13. t_{CS} and t_{CH} refer to the setup and hold time requirements of latching data from the boundary scan register.
 14. Test conditions are specified using the load in TAP AC test Conditions. $t_R/t_F = 1$ ns.

TAP DC Electrical Characteristics and Operating Conditions

(0 °C < T_A < +70 °C; V_{DD} = 3.3 V ± 0.165 V unless otherwise noted)

Parameter ^[15]	Description	Conditions		Min	Max	Unit
V _{OH1}	Output HIGH voltage	I _{OH} = -4.0 mA	V _{DDQ} = 3.3 V	2.4	–	V
		I _{OH} = -1.0 mA	V _{DDQ} = 2.5 V	2.0	–	V
V _{OH2}	Output HIGH voltage	I _{OH} = -100 µA	V _{DDQ} = 3.3 V	2.9	–	V
			V _{DDQ} = 2.5 V	2.1	–	V
V _{OL1}	Output LOW voltage	I _{OL} = 8.0 mA	V _{DDQ} = 3.3 V	–	0.4	V
		I _{OL} = 8.0 mA	V _{DDQ} = 2.5 V	–	0.4	V
V _{OL2}	Output LOW voltage	I _{OL} = 100 µA	V _{DDQ} = 3.3 V	–	0.2	V
			V _{DDQ} = 2.5 V	–	0.2	V
V _{IH}	Input HIGH voltage		V _{DDQ} = 3.3 V	2.0	V _{DD} + 0.3	V
			V _{DDQ} = 2.5 V	1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW voltage		V _{DDQ} = 3.3 V	-0.5	0.7	V
			V _{DDQ} = 2.5 V	-0.3	0.7	V
I _X	Input load current	GND ≤ V _{IN} ≤ V _{DDQ}		-5	5	µA

Note

15. All voltages referenced to V_{SS} (GND).

Identification Register Definitions

Instruction Field	CY7C1360C (256K × 36)	Description
Revision number (31:29)	000	Describes the version number
Device depth (28:24) ^[16]	01011	Reserved for internal use
Device width (23:18) 119-ball BGA	101000	Defines memory type and architecture
Device width (23:18) 165-ball FBGA	000000	Defines memory type and architecture
Cypress device ID (17:12)	100110	Defines width and density
Cypress JEDEC ID code (11:1)	00000110100	Allows unique identification of SRAM vendor
ID register presence indicator (0)	1	Indicates the presence of an ID register

Scan Register Sizes

Register Name	Bit Size (× 36)
Instruction	3
Bypass	1
ID	32
Boundary scan order (119-ball BGA package)	71
Boundary scan order (165-ball FBGA package)	71

Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to high Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

Note

16. Bit #24 is "1" in the Register Definitions for both 2.5 V and 3.3 V versions of this device.

Boundary Scan Order

165-ball FBGA

CY7C1360C (256K × 36)

Bit#	Ball ID	Signal Name
1	B6	CLK
2	B7	\overline{GW}
3	A7	\overline{BWE}
4	B8	\overline{OE}
5	A8	\overline{ADSC}
6	B9	\overline{ADSP}
7	A9	\overline{ADV}
8	B10	A
9	A10	A
10	C11	DQP _B
11	E10	DQ _B
12	F10	DQ _B
13	G10	DQ _B
14	D10	DQ _B
15	D11	DQ _B
16	E11	DQ _B
17	F11	DQ _B
18	G11	DQ _B
19	H11	ZZ
20	J10	DQ _A
21	K10	DQ _A
22	L10	DQ _A
23	M10	DQ _A
24	J11	DQ _A
25	K11	DQ _A
26	L11	DQ _A
27	M11	DQ _A
28	N11	DQP _A
29	R11	A
30	R10	A
31	P10	A
32	R9	A
33	P9	A
34	R8	A
35	P8	A
36	P11	A

Bit#	Ball ID	Signal Name
37	R6	A0
38	P6	A1
39	R4	A
40	P4	A
41	R3	A
42	P3	A
43	R1	MODE
44	N1	DQP _D
45	L2	DQ _D
46	K2	DQ _D
47	J2	DQ _D
48	M2	DQ _D
49	M1	DQ _D
50	L1	DQ _D
51	K1	DQ _D
52	J1	DQ _D
53	Internal	Internal
54	G2	DQ _C
55	F2	DQ _C
56	E2	DQ _C
57	D2	DQ _C
58	G1	DQ _C
59	F1	DQ _C
60	E1	DQ _C
61	D1	DQ _C
62	C1	DQP _C
63	B2	A
64	A2	A
65	A3	CE ₁
66	B3	CE ₂
67	B4	BW _D
68	A4	\overline{BW}_C
69	A5	\overline{BW}_B
70	B5	\overline{BW}_A
71	A6	\overline{CE}_3

Boundary Scan Order

119-ball BGA

CY7C1360C (256K × 36)

Bit#	Ball ID	Signal Name
1	K4	CLK
2	H4	\overline{GW}
3	M4	\overline{BWE}
4	F4	\overline{OE}
5	B4	\overline{ADSC}
6	A4	\overline{ADSP}
7	G4	\overline{ADV}
8	C3	A
9	B3	A
10	D6	DQP _B
11	H7	DQ _B
12	G6	DQ _B
13	E6	DQ _B
14	D7	DQ _B
15	E7	DQ _B
16	F6	DQ _B
17	G7	DQ _B
18	H6	DQ _B
19	T7	ZZ
20	K7	DQ _A
21	L6	DQ _A
22	N6	DQ _A
23	P7	DQ _A
24	N7	DQ _A
25	M6	DQ _A
26	L7	DQ _A
27	K6	DQ _A
28	P6	DQP _A
29	T4	A
30	A3	A
31	C5	A
32	B5	A
33	A5	A
34	C6	A
35	A6	A
36	B6	A

Bit#	Ball ID	Signal Name
37	P4	A0
38	N4	A1
39	R6	A
40	T5	A
41	T3	A
42	R2	A
43	R3	MODE
44	P2	DQP _D
45	P1	DQ _D
46	L2	DQ _D
47	K1	DQ _D
48	N2	DQ _D
49	N1	DQ _D
50	M2	DQ _D
51	L1	DQ _D
52	K2	DQ _D
53	Internal	Internal
54	H1	DQ _C
55	G2	DQ _C
56	E2	DQ _C
57	D1	DQ _C
58	H2	DQ _C
59	G1	DQ _C
60	F2	DQ _C
61	E1	DQ _C
62	D2	DQP _C
63	C2	A
64	A2	A
65	E4	\overline{CE}_1
66	B2	\overline{CE}_2
67	L3	\overline{BWD}
68	G3	\overline{BW}_C
69	G5	\overline{BW}_B
70	L5	\overline{BW}_A
71	Internal	Internal

Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature -65 °C to +150 °C

Ambient temperature with power applied -55 °C to +125 °C

Supply voltage on V_{DD} relative to GND -0.5 V to +4.6 V

Supply voltage on V_{DDQ} relative to GND -0.5 V to + V_{DD}

DC voltage applied to outputs in tri-state -0.5 V to $V_{DDQ} + 0.5$ V

DC input voltage -0.5 V to $V_{DD} + 0.5$ V

Current into outputs (LOW) 20 mA

Static discharge voltage (per MIL-STD-883, method 3015) > 2001 V

Latch-up current > 200 mA

Operating Range

Range	Ambient Temperature	V_{DD}	V_{DDQ}
Commercial	0 °C to +70 °C	3.3 V – 5 % / + 10%	2.5 V – 5% to V_{DD}
Industrial	-40 °C to +85 °C		

Neutron Soft Error Immunity

Parameter	Description	Test Conditions	Typ	Max*	Unit
LSBU	Logical single-bit upsets	25 °C	361	394	FIT/Mb
LMBU	Logical multi-bit upsets	25 °C	0	0.01	FIT/Mb
SEL	Single event latch-up	85 °C	0	0.1	FIT/Dev

* No LMBU or SEL events occurred during testing; this column represents a statistical χ^2 , 95% confidence limit calculation. For more details refer to Application Note AN54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates".

Electrical Characteristics

Over the Operating Range

Parameter ^[17, 18]	Description	Test Conditions	Min	Max	Unit
V_{DD}	Power supply voltage		3.135	3.6	V
V_{DDQ}	I/O supply voltage	for 3.3 V I/O	3.135	V_{DD}	V
		for 2.5 V I/O	2.375	2.625	V
V_{OH}	Output HIGH voltage	for 3.3 V I/O, $I_{OH} = -4.0$ mA	2.4	–	V
		for 2.5 V I/O, $I_{OH} = -1.0$ mA	2.0	–	V
V_{OL}	Output LOW voltage	for 3.3 V I/O, $I_{OL} = 8.0$ mA	–	0.4	V
		for 2.5 V I/O, $I_{OL} = 1.0$ mA	–	0.4	V
V_{IH}	Input HIGH voltage ^[17]	for 3.3 V I/O	2.0	$V_{DD} + 0.3$ V	V
		for 2.5 V I/O	1.7	$V_{DD} + 0.3$ V	V
V_{IL}	Input LOW voltage ^[17]	for 3.3 V I/O	-0.3	0.8	V
		for 2.5 V I/O	-0.3	0.7	V
I_X	Input leakage current except ZZ and MODE	$GND \leq V_I \leq V_{DDQ}$	-5	5	μ A
	Input current of MODE	Input = V_{SS}	-30	–	μ A
		Input = V_{DD}	–	5	μ A
	Input current of ZZ	Input = V_{SS}	-5	–	μ A
		Input = V_{DD}	–	30	μ A
I_{OZ}	Output leakage current	$GND \leq V_I \leq V_{DDQ}$, output disabled	-5	5	μ A

Notes

17. Overshoot: $V_{IH(AC)} < V_{DD} + 1.5$ V (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL(AC)} > -2$ V (Pulse width less than $t_{CYC}/2$).

18. $T_{Power-up}$: Assumes a linear ramp from 0 V to $V_{DD(min)}$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \leq V_{DD}$.

Electrical Characteristics (continued)

Over the Operating Range

Parameter ^[17, 18]	Description	Test Conditions		Min	Max	Unit
I _{DD}	V _{DD} operating supply current	V _{DD} = Max, I _{OUT} = 0 mA, f = f _{MAX} = 1/t _{CYC}	5 ns cycle, 200 MHz	–	220	mA
			6 ns cycle, 166 MHz	–	180	mA
I _{SB1}	Automatic CE power-down current – TTL inputs	V _{DD} = Max, device deselected, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX} = 1/t _{CYC}	5 ns cycle, 200 MHz	–	120	mA
			6 ns cycle, 166 MHz	–	110	mA
I _{SB2}	Automatic CE power-down current – CMOS inputs	V _{DD} = Max, device deselected, V _{IN} ≤ 0.3 V or V _{IN} ≥ V _{DDQ} – 0.3 V, f = 0	All speeds	–	40	mA
I _{SB3}	Automatic CE power-down current – CMOS inputs	V _{DD} = Max, device deselected, or V _{IN} ≤ 0.3 V or V _{IN} ≥ V _{DDQ} – 0.3 V, f = f _{MAX} = 1/t _{CYC}	5 ns cycle, 200 MHz	–	110	mA
			6 ns cycle, 166 MHz	–	100	mA
I _{SB4}	Automatic CE power-down current – TTL inputs	V _{DD} = Max, device deselected, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = 0	All speeds	–	40	mA

Capacitance

Parameter ^[19]	Description	Test Conditions	100-pin TQFP Max	119-ball BGA Max	165-ball FBGA Max	Unit
C_{IN}	Input capacitance	$T_A = 25^\circ\text{C}$, $f = 1 \text{ MHz}$, $V_{DD} = 3.3 \text{ V}$, $V_{DDQ} = 2.5 \text{ V}$	5	5	5	pF
C_{CLK}	Clock input capacitance		5	5	5	pF
$C_{I/O}$	Input/output capacitance		5	7	7	pF

Thermal Resistance


Parameter ^[19]	Description	Test Conditions	100-pin TQFP Package	119-ball BGA Package	165-ball FBGA Package	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, according to EIA/JESD51.	29.41	34.1	16.8	$^\circ\text{C/W}$
Θ_{JC}	Thermal resistance (junction to case)		6.13	14.0	3	$^\circ\text{C/W}$

Note

19. Tested initially and after any design or process change that may affect these parameters.

AC Test Loads and Waveforms

Figure 5. AC Test Loads and Waveforms



Switching Characteristics

Over the Operating Range

Parameter ^[20, 21]	Description	-200		-166		Unit
		Min	Max	Min	Max	
t _{POWER}	V _{DD} (typical) to the first access ^[22]	1	–	1	–	ms
Clock						
t _{CYC}	Clock cycle time	5.0	–	6.0	–	ns
t _{CH}	Clock HIGH	2.0	–	2.4	–	ns
t _{CL}	Clock LOW	2.0	–	2.4	–	ns
Output Times						
t _{CO}	Data output valid after CLK rise	–	3.0	–	3.5	ns
t _{DOH}	Data output hold after CLK rise	1.25	–	1.25	–	ns
t _{CLZ}	Clock to low Z ^[23, 24, 25]	1.25	–	1.25	–	ns
t _{CHZ}	Clock to high Z ^[23, 24, 25]	1.25	3.0	1.25	3.5	ns
t _{OE_V}	$\overline{\text{OE}}$ LOW to output valid	–	3.0	–	3.5	ns
t _{OE_{LZ}}	$\overline{\text{OE}}$ LOW to output low Z ^[23, 24, 25]	0	–	0	–	ns
t _{OE_{HZ}}	$\overline{\text{OE}}$ HIGH to output high Z ^[23, 24, 25]	–	3.0	–	3.5	ns
Set-up Times						
t _{AS}	Address setup before CLK rise	1.5	–	1.5	–	ns
t _{ADS}	ADSC, ADSP setup before CLK rise	1.5	–	1.5	–	ns
t _{ADVS}	ADV setup before CLK rise	1.5	–	1.5	–	ns
t _{WES}	GW, BWE, BW _X setup before CLK rise	1.5	–	1.5	–	ns
t _{DS}	Data input setup before CLK rise	1.5	–	1.5	–	ns
t _{CES}	Chip enable setup before CLK rise	1.5	–	1.5	–	ns
Hold Times						
t _{AH}	Address hold after CLK rise	0.5	–	0.5	–	ns
t _{ADH}	ADSP, ADSC hold after CLK rise	0.5	–	0.5	–	ns
t _{ADVH}	ADV hold after CLK rise	0.5	–	0.5	–	ns
t _{WEH}	GW, BWE, BW _X hold after CLK rise	0.5	–	0.5	–	ns
t _{DH}	Data input hold after CLK rise	0.5	–	0.5	–	ns
t _{CEH}	Chip enable hold after CLK rise	0.5	–	0.5	–	ns

Notes

20. Timing reference level is 1.5 V when V_{DDQ} = 3.3 V and is 1.25 V when V_{DDQ} = 2.5 V.

21. Test conditions shown in (a) of [Figure 5 on page 24](#) unless otherwise noted.

22. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD(minimum)} initially before a read or write operation can be initiated.

23. t_{CHZ}, t_{CLZ}, t_{OE_{LZ}}, and t_{OE_{HZ}} are specified with AC test conditions shown in part (b) of [Figure 5 on page 24](#). Transition is measured ± 200 mV from steady-state voltage.

24. At any given voltage and temperature, t_{OE_{HZ}} is less than t_{OE_{LZ}} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.

25. This parameter is sampled and not 100% tested.