# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# CY7C1360C CY7C1362C

# 9-Mbit (256K × 36/512K × 18) Pipelined SRAM

# Features

- Supports bus operation up to 200 MHz
- Available speed grades: 200 MHz, and 166 MHz
- Registered inputs and outputs for pipelined operation
- 3.3 V core power supply (V<sub>DD</sub>)
- 2.5 V/3.3 V I/O operation (V<sub>DDQ</sub>)
- Fast clock-to-output times □ 3.0 ns (for 200 MHz device)
- Provide high performance 3-1-1-1 access rate
- User selectable burst counter supporting Intel<sup>®</sup> Pentium<sup>®</sup> interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed writes
- Asynchronous output enable
- Single cycle chip deselect
- Available in Pb-free 100-pin TQFP package, non Pb-free 119-ball BGA package, and 165-ball FBGA package
- TQFP available with 3-chip enable and 2-chip enable
- IEEE 1149.1 JTAG-compatible boundary scan

# **Functional Description**

The CY7C1360C/CY7C1362C SRAM integrates 256K × 36 and 512K × 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable (CE<sub>1</sub>), depth-expansion chip enables (CE<sub>2</sub> and CE<sub>3</sub><sup>[1]</sup>), burst control inputs (ADSC, ADSP, and ADV), write enables (BW<sub>X</sub>, and BWE), and global write (GW). Asynchronous inputs include the output enable (OE) and the ZZ pin.

Addresses and chip enables are registered at the rising edge of clock when either ad<u>dress</u> strobe processor (ADSP) or address strobe controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self-timed write cycle. This part supports byte write operations (see Pin Definitions on page 8 and Truth Table on page 11 for further details). Write cycles can be one to two or <u>four</u> bytes wide as controlled by the byte write control inputs. GW when active LOW causes all bytes to be written.

The CY7C1360C/CY7C1362C operate from a +3.3 V core power supply while all outputs may operate with either a +2.5 or +3.3 V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.

For a complete list of related documentation, click here.

# **Selection Guide**

Description	200 MHz	166 MHz	Unit
Maximum access time	3.0	3.5	ns
Maximum operating current	220	180	mA
Maximum CMOS standby current	40	40	mA


San Jose, CA 95134-1709 • 408-943-2600 Revised November 9, 2016

Note\_\_\_\_


<sup>1.</sup>  $\overline{\text{CE}}_3$  is for A version of TQFP (3 Chip Enable option) and 165-ball FBGA package only. 119-ball BGA is offered only in 2 Chip Enable.



# Logic Block Diagram – CY7C1360C



# Logic Block Diagram – CY7C1362C





# Contents


Pin Configurations	4
Pin Definitions	8
Functional Overview	9
Single Read Accesses	9
Single Write Accesses Initiated by ADSP	9
Single Write Accesses Initiated by ADSC	10
Burst Sequences	10
Sleep Mode	10
Interleaved Burst Address Table	
Linear Burst Address Table	10
ZZ Mode Electrical Characteristics	10
Truth Table	
Partial Truth Table for Read/Write	12
Partial Truth Table for Read/Write	
IEEE 1149.1 Serial Boundary Scan (JTAG)	13
Disabling the JTAG Feature	13
Test Access Port (TAP)	13
PERFORMING A TAP RESET	
TAP REGISTERS	13
TAP Instruction Set	-
TAP Controller State Diagram	
TAP Controller Block Diagram	
TAP Timing	16
TAP AC Switching Characteristics	17
3.3 V TAP AC Test Conditions	
3.3 V TAP AC Output Load Equivalent	
2.5 V TAP AC Test Conditions	
2.5 V TAP AC Output Load Equivalent	17
TAP DC Electrical Characteristics	
and Operating Conditions	18

Identification Register Definitions	19
Scan Register Sizes	
Instruction Codes	19
Boundary Scan Order	20
Boundary Scan Order	21
Maximum Ratings	
Operating Range	
Neutron Soft Error Immunity	22
Electrical Characteristics	22
Capacitance	23
Thermal Resistance	
AC Test Loads and Waveforms	24
Switching Characteristics	25
Switching Waveforms	26
Ordering Information	30
Ordering Code Definitions	30
Package Diagrams	31
Acronyms	
Document Conventions	34
Units of Measure	34
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC®Solutions	
Cypress Developer Community	
Technical Support	38



# **Pin Configurations**


Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout (3 Chip Enables - A Version)





### Pin Configurations (continued)







# Pin Configurations (continued)

	1	2	3	4	5	6	7
Α	V <sub>DDQ</sub>	А	А	ADSP	А	А	V <sub>DDQ</sub>
В	NC/288M	CE <sub>2</sub>	А	ADSC	А	А	NC/576M
С	NC/144M	А	А	V <sub>DD</sub>	А	A	NC/1G
D	DQ <sub>C</sub>	DQP <sub>C</sub>	V <sub>SS</sub>	NC	V <sub>SS</sub>	DQPB	DQB
Е	DQ <sub>C</sub>	DQ <sub>C</sub>	V <sub>SS</sub>	CE <sub>1</sub>	V <sub>SS</sub>	DQB	DQB
F	V <sub>DDQ</sub>	DQ <sub>C</sub>	V <sub>SS</sub>	ŌĒ	V <sub>SS</sub>	DQB	V <sub>DDQ</sub>
G	DQ <sub>C</sub>	DQ <sub>C</sub>	BW <sub>C</sub>	ADV	BWB	DQB	DQB
Н	DQ <sub>C</sub>	DQ <sub>C</sub>	V <sub>SS</sub>	GW	V <sub>SS</sub>	DQB	DQB
J	V <sub>DDQ</sub>	$V_{DD}$	NC	$V_{DD}$	NC	V <sub>DD</sub>	V <sub>DDQ</sub>
Κ	$DQ_D$	$DQ_D$	$V_{SS}$	CLK	$V_{SS}$	DQA	DQA
L	DQD	$DQ_D$	BWD	NC	BWA	DQA	DQA
М	V <sub>DDQ</sub>	DQD	V <sub>SS</sub>	BWE	V <sub>SS</sub>	DQA	V <sub>DDQ</sub>
Ν	DQD	$DQ_D$	V <sub>SS</sub>	A1	V <sub>SS</sub>	DQA	DQA
Ρ	DQD	DQPD	V <sub>SS</sub>	A0	$V_{SS}$	DQPA	DQA
R	NC	А	MODE	V <sub>DD</sub>	NC	A	NC
т	NC	NC/72M	А	А	А	NC/36M	ZZ
U	V <sub>DDQ</sub>	TMS	TDI	TCK	TDO	NC	V <sub>DDQ</sub>

Figure 3. 119-ball BGA (14 × 22 × 2.4 mm) pinout (2 Chip Enables with JTAG)



# Pin Configurations (continued)

Figure 4 165-ball FBG	Δ (13 x 15 x 1 4 mm) r	pinout (3 Chip Enables with JTAG)
	~ (13 ^ 13 ^ 1.4 1111) }	pinout (5 onip Enables with 5 AO)

	CY7C1360C (256K × 36)											
	1	2	3	4	5	6	7	8	9	10	11	
Α	NC/288M	Α	CE <sub>1</sub>	BW <sub>C</sub>	BWB	$\overline{CE}_3$	BWE	ADSC	ADV	A	NC	
В	NC/144M	А	CE2	BWD	BWA	CLK	GW	OE	ADSP	Α	NC/576M	
С	DQP <sub>C</sub>	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	$V_{DDQ}$	NC/1G	DQPB	
D	DQ <sub>C</sub>	DQ <sub>C</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	DQB	DQ <sub>B</sub>	
E	DQ <sub>C</sub>	DQ <sub>C</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$			V <sub>DD</sub>	V <sub>DDQ</sub>	$DQ_B$	DQ <sub>B</sub>	
F	DQ <sub>C</sub>	DQ <sub>C</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$			DQB	DQB	
G	DQ <sub>C</sub>	DQ <sub>C</sub>	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	DQ <sub>B</sub>	$DQ_B$	
Н	NC	V <sub>SS</sub>	NC	$V_{DD}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ	
J	DQD	DQ <sub>D</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	DQA	DQ <sub>A</sub>	
κ	DQD	DQD	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	DQ <sub>A</sub>	DQ <sub>A</sub>	
L	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQ <sub>A</sub>	DQ <sub>A</sub>	
М	DQD	DQD	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>A</sub>	DQ <sub>A</sub>	
Ν	DQP <sub>D</sub>	NC	$V_{DDQ}$	V <sub>SS</sub>	NC	NC/18M	NC	V <sub>SS</sub>	$V_{DDQ}$	NC	DQPA	
Ρ	NC	NC/72M	А	А	TDI	A1	TDO	Α	А	А	А	
R	MODE	NC/36M	А	А	TMS	A0	TCK	A	А	А	A	

CY7C1360C (256K × 36)



# **Pin Definitions**

Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- synchronous	Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $\overline{CE}_1$ , $CE_2$ , and $\overline{CE}_3^{[2]}$ are sampled active. A1:A0 are fed to the two-bit counter.
<u>BW</u> <sub>A</sub> , <u>BW</u> <sub>B</sub> , BW <sub>C</sub> , BW <sub>D</sub>	Input- synchronous	Byte write select inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- synchronous	<b>Global write enable input, active LOW</b> . When asserted LOW <u>on the rising edge of CLK</u> , a global write is conducted (all bytes are written, regardless of the values on $BW_X$ and $BWE$ ).
BWE	Input- synchronous	Byte write enable input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input- clock	<b>Clock input</b> . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE <sub>1</sub>	Input- synchronous	<b>Chip</b> enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $CE_3^{[2]}$ to select/deselect the device. ADSP is ignored if $CE_1$ is HIGH. $CE_1$ is sampled only when a new external address is loaded.
CE <sub>2</sub>	Input- synchronous	<b>Chip</b> enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $\overline{CE}_3^{[2]}$ to select/deselect the device. $CE_2$ is sampled only when a new external address is loaded.
CE <sub>3</sub> <sup>[2]</sup>	Input- synchronous	<b>Chip enable 3 input, active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $CE_2$ to select/deselect the device. Not available for AJ package version. Not connected for BGA. Where referenced, $\overline{CE}_3^{[2]}$ is assumed active throughout this document for BGA. $\overline{CE}_3$ is sampled only when a new external address is loaded.
OE	Input- asynchronous	<b>Output enable, asynchronous input, active LOW</b> . Controls the direction of the I/O pins. When LOW, the I/ <u>O p</u> ins behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- synchronous	Advance input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- synchronous	Address strobe from processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when CE <sub>1</sub> is deasserted HIGH.
ADSC	Input- synchronous	Address strobe from controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- asynchronous	<b>ZZ</b> "sleep" input, active HIGH. When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQs, DQP <sub>X</sub>	I/O- synchronous	<b>Bidirectional data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP <sub>X</sub> are placed in a tristate condition.
V <sub>DD</sub>	Power supply	Power supply inputs to the core of the device.
V <sub>SS</sub>	Ground	Ground for the core of the device.
V <sub>SSQ</sub>	I/O ground	Ground for the I/O circuitry.
V <sub>DDQ</sub>	I/O power supply	Power supply for the I/O circuitry.
MODE	Input- static	<b>Selects burst order</b> . When tied to GND selects linear burst sequence. When tied to V <sub>DD</sub> or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode pin has an internal pull-up.

Note\_\_\_\_\_\_2. CE<sub>3</sub> is for A version of 100-pin TQFP (3 Chip Enable option) and 165-ball FBGA package only. 119-ball BGA is offered only in 2 Chip Enable.



## Pin Definitions (continued)

Name	I/O	Description
TDO	JTAG serial output synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not being used, this pin should be disconnected. This pin is not available on TQFP packages.
TDI	JTAG serial input synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being used, this pin can be disconnected or connected to V <sub>DD</sub> . This pin is not available on TQFP packages.
TMS	JTAG serial input synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being used, this pin can be disconnected or connected to V <sub>DD</sub> . This pin is not available on TQFP packages.
тск	JTAG- clock	<b>Clock input to the JTAG circuitry</b> . If the JTAG feature is not being used, this pin must be connected to V <sub>SS</sub> . This pin is not available on TQFP packages.
NC	-	No connects. Not internally connected to the die
NC (18, 36, 72, 144, 288, 576, 1G)	-	<b>These pins are not connected</b> . They will be used for expansion to the 18M, 36M, 72M, 144M 288M, 576M, and 1G densities.

# **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{CO}$ ) is 3.0 ns (200 MHz device).

The CY7C1360C/CY7C1362C supports secondary cache in systems using either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486<sup>™</sup> processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Acce<u>sses</u> can be initiated with either the processor address strobe (ADSP) or the controller address strobe (ADSC). Address <u>advancement</u> through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address for the rest of the burst access.

Byte write operations are qualified with the byte write enable  $(\underline{BWE})$  and byte write select  $(\overline{BW}_X)$  inputs. A global write enable  $(\overline{GW})$  overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous chip selects ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$ <sup>[3]</sup>) and an asynchronous output enable (OE) provide for easy bank selection and output tristate control. ADSP is ignored if  $CE_1$  is HIGH.

#### Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2)  $CE_1$ ,  $CE_2$ ,  $CE_3$ <sup>[3]</sup> are all asserted active, and (3) the write

(2)  $CE_1, CE_2, CE_3^{[3]}$  are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if  $CE_1$  is HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the address register while being presented to the memory array. The corresponding data is allowed to propagate to the input of the

output registers. At the rising edge of the next clock, the data is allowed to propagate through the output register and on the data bus within 3.0 ns (200 MHz device) if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tristated during the first cycle of the access. Afte<u>r the</u> first cycle of the access, the outputs are controlled by the OE signal. Consecutive single read cycles are supported. After the <u>SRAM</u> is <u>deselected</u> at clock rise by the chip select and either ADSP or ADSC signals, its output tristates immediately.

#### Single Write Accesses Initiated by ADSP

This access is initiated wh<u>en both</u> of the following condition<u>s</u> are satisfied at clock rise: (1) ADSP is asserted LOW and (2) CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub><sup>[3]</sup> are all asserted active. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The write signals (GW, BWE, and BW<sub>X</sub>) and ADV inputs are ignored during this first cycle.

ADSP-triggered write accesses require two clock cycles to complete. If GW is asserted LOW on the second clock rise, the data presented to the DQs inputs is written into the corresponding address location in the memory <u>array</u>. If <u>GW</u> is HIGH, then the write operation is controlled by <u>BWE</u> and <u>BW<sub>X</sub></u> signals. The CY7C1360C/CY7C1362C provides byte write capability that is described in the Write <u>Cycle</u> Descriptions table. Asserting the byte write enable input (BWE) with the selected byte write (BW<sub>X</sub>) input, will selectively write to only the desired bytes. Bytes not selected during a byte write operation remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C13 $\underline{60C}$ /CY7C1362C is a common I/O device, the output enable ( $\overline{OE}$ ) must be deasserted HIGH before presenting data to the DQs inputs. Doing so tristates the output drivers. As a safety precaution, DQs are automatically tristated whenever a Write cycle is detected, regardless of the state of OE.

Note\_\_\_

3.  $\overline{\text{CE}}_3$  is for A version of TQFP (3 Chip Enable option) and 165-ball FBGA package only. 119-ball BGA is offered only in 2 Chip Enable.



#### Single Write Accesses Initiated by ADSC

ADSC write accesses are initiated when the following conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deasserted HIGH, (3) CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub><sup>[4]</sup> are all asserted active, and (4) the appropriate combination of the write inputs (GW, BWE, and BW<sub>X</sub>) are asserted active to conduct a write to the desired byte(s). ADSC-triggered write accesses require a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The ADV input is ignored during this cycle. If a global write is conducted, the data presented to the DQs is written into the corresponding address location in the memory core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation remains unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1360C/CY7C1362C is a common I/O device, the output enable ( $\overline{OE}$ ) must be deasserted HIGH before presenting data to the DQs inputs. Doing so tristates the output drivers. As a safety precaution, DQs are automatically tristated whenever a write cycle is detected, regardless of the state of  $\overline{OE}$ .

#### **Burst Sequences**

The CY7C1360C/CY7C1362C provides a two-bit wraparound counter, fed by A1:A0, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting ADV LOW at clock rise automatically increments the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation 'sleep' mode. Two clock cycles are required to enter into or exit from this 'sleep' mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the 'sleep' mode are not considered valid nor is the completion of the operation guaranteed. The device <u>must be deselected prior to entering the 'sleep' mode. CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub><sup>[4]</sup>, ADSP, and ADSC must remain inactive for the duration of t<sub>ZZBEC</sub> after the ZZ input returns LOW.</u>

#### Interleaved Burst Address Table

(MODE = Floating or  $V_{DD}$ )

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

#### Linear Burst Address Table

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

#### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 V$	_	50	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 V$	-	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt;</u> 0.2 V	2t <sub>CYC</sub>	_	ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled	_	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ inactive to exit sleep current	This parameter is sampled	0	_	ns



# **Truth Table**

The Truth Table for CY7C1360C and CY7C1362C follows. <sup>[5, 6, 7, 8, 9, 10]</sup>

Operation	Address Used	CE <sub>1</sub>	CE2	$\overline{\text{CE}}_3$	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselect cycle, power-down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L–H	Tri-state
Deselect cycle, power-down	None	L	L	Х	L	L	Х	Х	Х	Х	L–H	Tri-state
Deselect cycle, power-down	None	L	Х	Н	L	L	Х	Х	Х	Х	L–H	Tri-state
Deselect cycle, power-down	None	L	L	Х	L	Н	L	Х	Х	Х	L–H	Tri-state
Deselect cycle, power-down	None	L	Х	Н	L	Н	L	Х	Х	Х	L–H	Tri-state
Sleep mode, power-down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tri-state
READ cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	L	L–H	Q
READ cycle, begin burst	External	L	н	L	L	L	Х	Х	Х	Н	L–H	Tri-state
WRITE cycle, begin burst	External	L	Н	L	L	Н	L	Х	L	Х	L–H	D
READ cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	L	L–H	Q
READ cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	Н	L–H	Tri-state
READ cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L–H	Q
READ cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L–H	Tri-state
READ cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L–H	Q
READ cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L–H	Tri-state
WRITE cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L–H	D
WRITE cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L–H	D
READ cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
READ cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L–H	Tri-state
READ cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L–H	Q
READ cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tri-state
WRITE cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L–H	D
WRITE cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L–H	D

Notes

- Notes
  X = "Don't Care." H = Logic HIGH, L = Logic LOW.
  WRITE = L when any one or more byte write enable signals and BWE = L or GW = L. WRITE = H when all byte write enable signals, BWE, GW = H.
  The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
  CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> are available only in the TQFP package. BGA package has only two chip selects CE<sub>1</sub> and CE<sub>2</sub>.
  The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW<sub>X</sub>. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the Write cycle to allow the outputs to tri-state. OE is a don't care for the write cycle. the remainder of the write cycle.
- 10. OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tri-State when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



# Partial Truth Table for Read/Write

The Partial Truth Table for Read/Write for CY7C1360C follows. [11, 12]

Function (CY7C1360C)	GW	BWE	BWD	BWc	BWB	BWA
Read	н	н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write byte A – $(DQ_A and DQP_A)$	н	L	Н	Н	Н	L
Write byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	Н	L	Н	Н	L	Н
Write bytes B, A	н	L	Н	Н	L	L
Write byte C – (DQ <sub>C</sub> and DQP <sub>C</sub> )	н	L	Н	L	Н	Н
Write bytes C, A	Н	L	Н	L	Н	L
Write bytes C, B	н	L	Н	L	L	Н
Write bytes C, B, A	н	L	Н	L	L	L
Write byte D – (DQ <sub>D</sub> and DQP <sub>D</sub> )	н	L	L	Н	Н	Н
Write bytes D, A	н	L	L	Н	Н	L
Write bytes D, B	Н	L	L	Н	L	Н
Write bytes D, B, A	Н	L	L	Н	L	L
Write bytes D, C	н	L	L	L	Н	Н
Write bytes D, C, A	н	L	L	L	Н	L
Write bytes D, C, B	Н	L	L	L	L	Н
Write all bytes	Н	L	L	L	L	L
Write all bytes	L	Х	Х	Х	Х	Х

# Partial Truth Table for Read/Write

The Partial Truth Table for Read/Write for CY7C1362C follows. [11, 12]

Function (CY7C1362C)	GW	BWE	BWB	BWA
Read	Н	Н	Х	Х
Read	Н	L	Н	Н
Write byte A – $(DQ_A \text{ and } DQP_A)$	Н	L	Н	L
Write byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	Н	L	L	Н
Write bytes B, A	Н	L	L	L
Write all bytes	Н	L	L	L
Write all bytes	L	Х	Х	Х

Notes

11. The DQ pins are controlled by the current cycle and the  $\overline{OE}$  signal.  $\overline{OE}$  is asynchr<u>ono</u>us and is not sampled with the clock. 12. Table only lists a partial listing of the byte write combinations. Any combination of  $\overline{BW}_X$  is valid. Appropriate write will be done based on which byte write is active.



# IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1360C incorporates a serial boundary scan test access port (TAP) in the BGA package only. The TQFP package does not offer this functionality. This part operates in accordance with IEEE Standard 1149.1-1900, but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 3.3 V or 2.5 V I/O logic levels.

The CY7C1360C contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### **Disabling the JTAG Feature**

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V<sub>SS</sub>) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V<sub>DD</sub> through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device comes up in a reset state which does not interfere with the operation of the device.

#### **Test Access Port (TAP)**

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see TAP Controller State Diagram on page 15. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (see Instruction Codes on page 19). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

#### Performing a TAP Reset

A RESET is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO balls and enable data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 16. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to enable fault isolation of the board-level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This enables data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order on page 20 and Boundary Scan Order on page 21 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 19.

#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Instruction Codes on page 19. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail in this section.



The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-0 instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a high Z state.

#### IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power up or whenever the TAP controller is given a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a high Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD enables an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required - that is, while data captured is shifted out, the preloaded data can be shifted in.

#### **BYPASS**


When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




# **TAP Controller State Diagram**




The 0/1 next to each state represents the value of TMS at the rising edge of TCK.



# **TAP Controller Block Diagram**



# **TAP** Timing





# **TAP AC Switching Characteristics**


Over the Operating Range

Parameter [13, 14]	Description	Min	Max	Unit
Clock			L	
t <sub>TCYC</sub>	TCK clock cycle time	50	_	ns
t <sub>TF</sub>	TCK clock frequency	-	20	MHz
t <sub>TH</sub>	TCK clock HIGH time	20	-	ns
t <sub>TL</sub>	TCK clock LOW time	20	_	ns
Output Times				
t <sub>TDOV</sub>	TCK clock LOW to TDO valid	_	10	ns
t <sub>TDOX</sub>	TCK clock LOW to TDO invalid	0	_	ns
Setup Times	•			•
t <sub>TMSS</sub>	TMS setup to TCK clock rise	5	-	ns
t <sub>TDIS</sub>	TDI setup to TCK clock rise	5	_	ns
t <sub>CS</sub>	Capture setup to TCK rise	5	_	ns
Hold Times				
t <sub>TMSH</sub>	TMS hold after TCK clock rise	5	_	ns
t <sub>TDIH</sub>	TDI hold after clock rise	5	-	ns
t <sub>CH</sub>	Capture hold after clock rise	5	_	ns

# 3.3 V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 3.3 V
Input rise and fall times	1 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Test load termination supply voltage	1.5 V


# 3.3 V TAP AC Output Load Equivalent



# 2.5 V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 2.5 V
Input rise and fall time	1 ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V

# 2.5 V TAP AC Output Load Equivalent



#### Notes

13. t<sub>CS</sub> and t<sub>CH</sub> refer to the setup and hold time requirements of latching data from the boundary scan register. 14. Test conditions are specified using the load in TAP AC test Conditions. t<sub>R</sub>/t<sub>F</sub> = 1 ns.



# **TAP DC Electrical Characteristics and Operating Conditions**

(0 °C < T<sub>A</sub> < +70 °C; V<sub>DD</sub> = 3.3 V  $\pm$  0.165 V unless otherwise noted)

Parameter <sup>[15]</sup>	Description	Cor	Conditions		Max	Unit
V <sub>OH1</sub>	Output HIGH voltage	I <sub>OH</sub> = -4.0 mA	V <sub>DDQ</sub> = 3.3 V	2.4	-	V
		I <sub>OH</sub> = -1.0 mA	V <sub>DDQ</sub> = 2.5 V	2.0	-	V
V <sub>OH2</sub>	Output HIGH voltage	I <sub>OH</sub> = –100 μA	V <sub>DDQ</sub> = 3.3 V	2.9	-	V
			V <sub>DDQ</sub> = 2.5 V	2.1	-	V
V <sub>OL1</sub>	Output LOW voltage	I <sub>OL</sub> = 8.0 mA	V <sub>DDQ</sub> = 3.3 V	-	0.4	V
		I <sub>OL</sub> = 8.0 mA	V <sub>DDQ</sub> = 2.5 V	-	0.4	V
V <sub>OL2</sub>	Output LOW voltage	I <sub>OL</sub> = 100 μA	V <sub>DDQ</sub> = 3.3 V	-	0.2	V
			V <sub>DDQ</sub> = 2.5 V	-	0.2	V
V <sub>IH</sub>	Input HIGH voltage		V <sub>DDQ</sub> = 3.3 V	2.0	V <sub>DD</sub> + 0.3	V
			V <sub>DDQ</sub> = 2.5 V	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage		V <sub>DDQ</sub> = 3.3 V	-0.5	0.7	V
			V <sub>DDQ</sub> = 2.5 V	-0.3	0.7	V
I <sub>X</sub>	Input load current	$GND \leq V_{IN} \leq V_{DDQ}$		-5	5	μA



# **Identification Register Definitions**

Instruction Field	CY7C1360C (256K × 36)	Description
Revision number (31:29)	000	Describes the version number
Device depth (28:24) <sup>[16]</sup>	01011	Reserved for internal use
Device width (23:18) 119-ball BGA	101000	Defines memory type and architecture
Device width (23:18) 165-ball FBGA	000000	Defines memory type and architecture
Cypress device ID (17:12)	100110	Defines width and density
Cypress JEDEC ID code (11:1)	00000110100	Allows unique identification of SRAM vendor
ID register presence indicator (0)	1	Indicates the presence of an ID register

# **Scan Register Sizes**

Register Name	Bit Size (× 36)
Instruction	3
Bypass	1
ID	32
Boundary scan order (119-ball BGA package)	71
Boundary scan order (165-ball FBGA package)	71

# **Instruction Codes**

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to high Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

Note 16. Bit #24 is "1" in the Register Definitions for both 2.5 V and 3.3 V versions of this device.



# **Boundary Scan Order**

165-ball FBGA

#### CY7C1360C (256K × 36)

Bit#	Ball ID	Signal Name	Bit#	Ball ID	Signal Name
1	B6	CLK	37	R6	A0
2	B7	GW	38	P6	A1
3	A7	BWE	39	R4	А
4	B8	OE	40	P4	А
5	A8	ADSC	41	R3	A
6	B9	ADSP	42	P3	A
7	A9	ADV	43	R1	MODE
8	B10	A	44	N1	DQPD
9	A10	A	45	L2	DQD
10	C11	DQPB	46	K2	DQD
11	E10	DQB	47	J2	DQD
12	F10	DQB	48	M2	DQD
13	G10	DQB	49	M1	DQD
14	D10	DQB	50	L1	DQD
15	D11	DQB	51	K1	DQD
16	E11	DQB	52	J1	DQD
17	F11	DQB	53	Internal	Internal
18	G11	DQB	54	G2	DQ <sub>C</sub>
19	H11	ZZ	55	F2	DQ <sub>C</sub>
20	J10	DQA	56	E2	DQ <sub>C</sub>
21	K10	DQA	57	D2	DQ <sub>C</sub>
22	L10	DQA	58	G1	DQ <sub>C</sub>
23	M10	DQA	59	F1	DQ <sub>C</sub>
24	J11	DQA	60	E1	DQ <sub>C</sub>
25	K11	DQA	61	D1	DQ <sub>C</sub>
26	L11	DQA	62	C1	DQP <sub>C</sub>
27	M11	DQA	63	B2	A
28	N11	DQPA	64	A2	A
29	R11	А	65	A3	CE <sub>1</sub>
30	R10	A	66	B3	CE <sub>2</sub>
31	P10	A	67	B4	BWD
32	R9	A	68	A4	BW <sub>C</sub>
33	P9	A	69	A5	BWB
34	R8	A	70	B5	BWA
35	P8	A	71	A6	CE3
36	P11	А			



# **Boundary Scan Order**

119-ball BGA

#### CY7C1360C (256K × 36)

Bit#	Ball ID	Signal Name	Bit#	Ball ID	Signal Name
1	K4	CLK	37	P4	A0
2	H4	GW	38	N4	A1
3	M4	BWE	39	R6	А
4	F4	OE	40	T5	А
5	B4	ADSC	41	Т3	А
6	A4	ADSP	42	R2	А
7	G4	ADV	43	R3	MODE
8	C3	A	44	P2	DQPD
9	В3	A	45	P1	DQD
10	D6	DQPB	46	L2	DQD
11	H7	DQB	47	K1	DQD
12	G6	DQB	48	N2	DQD
13	E6	DQB	49	N1	DQD
14	D7	DQB	50	M2	DQD
15	E7	DQB	51	L1	DQD
16	F6	DQB	52	K2	DQD
17	G7	DQB	53	Internal	Internal
18	H6	DQB	54	H1	DQ <sub>C</sub>
19	Τ7	ZZ	55	G2	DQ <sub>C</sub>
20	K7	DQA	56	E2	DQ <sub>C</sub>
21	L6	DQA	57	D1	DQ <sub>C</sub>
22	N6	DQA	58	H2	DQ <sub>C</sub>
23	P7	DQA	59	G1	DQ <sub>C</sub>
24	N7	DQA	60	F2	DQ <sub>C</sub>
25	M6	DQA	61	E1	DQ <sub>C</sub>
26	L7	DQA	62	D2	DQP <sub>C</sub>
27	K6	DQA	63	C2	A
28	P6	DQPA	64	A2	A
29	T4	A	65	E4	CE <sub>1</sub>
30	A3	A	66	B2	CE <sub>2</sub>
31	C5	A	67	L3	BWD
32	B5	A	68	G3	BW <sub>C</sub>
33	A5	A	69	G5	BWB
34	C6	A	70	L5	BWA
35	A6	A	71	Internal	Internal
36	B6	A	-	·	



# **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

# **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0 °C to +70 °C	3.3 V – 5 % /	
Industrial	–40 °C to +85 °C	+ 10%	V <sub>DD</sub>

# **Neutron Soft Error Immunity**

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU	Logical single-bit upsets	25 °C	361	394	FIT/ Mb
LMBU	Logical multi-bit upsets	25 °C	0	0.01	FIT/ Mb
SEL	Single event latch-up	85 °C	0	0.1	FIT/ Dev

\* No LMBU or SEL events occurred during testing; this column represents a statistical  $\chi^2$ , 95% confidence limit calculation. For more details refer to Application Note AN54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates".

# **Electrical Characteristics**

#### Over the Operating Range

Parameter [17, 18]	Description	Test Conditions	Min	Мах	Unit
V <sub>DD</sub>	Power supply voltage		3.135	3.6	V
V <sub>DDQ</sub>	I/O supply voltage	for 3.3 V I/O	3.135	V <sub>DD</sub>	V
		for 2.5 V I/O	2.375	2.625	V
V <sub>OH</sub>	Output HIGH voltage	for 3.3 V I/O, I <sub>OH</sub> = -4.0 mA	2.4	-	V
		for 2.5 V I/O, I <sub>OH</sub> = –1.0 mA	2.0	-	V
V <sub>OL</sub>	Output LOW voltage	for 3.3 V I/O, I <sub>OL</sub> = 8.0 mA	-	0.4	V
		for 2.5 V I/O, I <sub>OL</sub> = 1.0 mA	-	0.4	V
V <sub>IH</sub>	Input HIGH voltage <sup>[17]</sup>	for 3.3 V I/O	2.0	V <sub>DD</sub> + 0.3 V	V
		for 2.5 V I/O	1.7	V <sub>DD</sub> + 0.3 V	V
V <sub>IL</sub>	Input LOW voltage <sup>[17]</sup>	for 3.3 V I/O	-0.3	0.8	V
		for 2.5 V I/O	-0.3	0.7	V
I <sub>X</sub>	Input leakage current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$	-5	5	μA
	Input current of MODE	Input = V <sub>SS</sub>	-30	-	μA
		Input = V <sub>DD</sub>	-	5	μA
	Input current of ZZ	Input = V <sub>SS</sub>	-5	-	μA
		Input = V <sub>DD</sub>	-	30	μA
I <sub>OZ</sub>	Output leakage current	$GND \le V_I \le V_{DDQ}$ , output disabled	-5	5	μA

#### Notes

17. Overshoot:  $V_{IH(AC)} < V_{DD} + 1.5 V$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL(AC)} > -2 V$  (Pulse width less than  $t_{CYC}/2$ ). 18.  $T_{Power-up}$ : Assumes a linear ramp from 0 V to  $V_{DD(min)}$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



# Electrical Characteristics (continued)

### Over the Operating Range

Parameter [17, 18]	Description	Test Conditions		Min	Max	Unit
I <sub>DD</sub>	V <sub>DD</sub> operating supply current	$V_{DD}$ = Max, $I_{OUT}$ = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	5 ns cycle, 200 MHz	-	220	mA
			6 ns cycle, 166 MHz	-	180	mA
I <sub>SB1</sub>	Automatic CE power-down current – TTL inputs	$ \begin{split} V_{DD} &= Max,  device  deselected, \\ V_{IN} &\geq V_{IH}   or  V_{IN} \leq V_{IL}, \\ f &= f_{MAX} = 1/t_{CYC} \end{split} $	5 ns cycle, 200 MHz	-	120	mA
			6 ns cycle, 166 MHz	-	110	mA
I <sub>SB2</sub>	Automatic CE power-down current – CMOS inputs		All speeds	_	40	mA
I <sub>SB3</sub>		$V_{DD}$ = Max, device deselected, or $V_{IN} \le 0.3 V \text{ or } V_{IN} \ge V_{DDQ} - 0.3 V$ ,		-	110	mA
		$t = t_{MAX} = 1/t_{CYC}$	6 ns cycle, 166 MHz	-	100	mA
I <sub>SB4</sub>	Automatic CE power-down current – TTL inputs	$\label{eq:VDD} \begin{split} V_{DD} &= Max,  device  deselected, \\ V_{IN} \geq V_{IH}   or   V_{IN} \leq V_{IL},  f = 0 \end{split}$	All speeds	-	40	mA

# Capacitance

Parameter <sup>[19]</sup>	Description	Test Conditions	100-pin TQFP Max	119-ball BGA Max	165-ball FBGA Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}C, f = 1 \text{MHz},$	5	5	5	pF
C <sub>CLK</sub>	Clock input capacitance	V <sub>DD</sub> = 3.3 V, V <sub>DDQ</sub> = 2.5 V	5	5	5	pF
C <sub>I/O</sub>	Input/output capacitance		5	7	7	pF

# **Thermal Resistance**


Parameter <sup>[19]</sup>	Description	Test Conditions	100-pin TQFP Package	119-ball BGA Package	165-ball FBGA Package	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and		34.1	16.8	°C/W
ΘJC	Thermal resistance (junction to case)	thermal impedance, according to EIA/JESD51.	6.13	14.0	3	°C/W

Note 19. Tested initially and after any design or process change that may affect these parameters.



# AC Test Loads and Waveforms







# **Switching Characteristics**

Over the Operating Range

Parameter <sup>[20, 21]</sup>	Description	-2	-200		-166	
	Description	Min	Max	Min	Мах	– Unit
t <sub>POWER</sub>	V <sub>DD</sub> (typical) to the first access <sup>[22]</sup>	1	-	1	_	ms
Clock						•
t <sub>CYC</sub>	Clock cycle time	5.0	-	6.0	-	ns
t <sub>CH</sub>	Clock HIGH	2.0	-	2.4	-	ns
t <sub>CL</sub>	Clock LOW	2.0	-	2.4	-	ns
Output Times		<u>.</u>				
t <sub>co</sub>	Data output valid after CLK rise	-	3.0	-	3.5	ns
t <sub>DOH</sub>	Data output hold after CLK rise	1.25	-	1.25	-	ns
t <sub>CLZ</sub>	Clock to low Z <sup>[23, 24, 25]</sup>	1.25	-	1.25	-	ns
t <sub>CHZ</sub>	Clock to high Z <sup>[23, 24, 25]</sup>	1.25	3.0	1.25	3.5	ns
t <sub>OEV</sub>	OE LOW to output valid	-	3.0	_	3.5	ns
t <sub>OELZ</sub>	OE LOW to output low Z <sup>[23, 24, 25]</sup>	0	-	0	-	ns
t <sub>OEHZ</sub>	OE HIGH to output high Z <sup>[23, 24, 25]</sup>	-	3.0	-	3.5	ns
Set-up Times						
t <sub>AS</sub>	Address setup before CLK rise	1.5	-	1.5	-	ns
t <sub>ADS</sub>	ADSC, ADSP setup before CLK rise	1.5	-	1.5	-	ns
t <sub>ADVS</sub>	ADV setup before CLK rise	1.5	-	1.5	-	ns
t <sub>WES</sub>	GW, BWE, BW <sub>X</sub> setup before CLK rise	1.5	-	1.5	-	ns
t <sub>DS</sub>	Data input setup before CLK rise	1.5	-	1.5	-	ns
t <sub>CES</sub>	Chip enable setup before CLK rise	1.5	-	1.5	-	ns
Hold Times		<u>.</u>				
t <sub>AH</sub>	Address hold after CLK rise	0.5	-	0.5	-	ns
t <sub>ADH</sub>	ADSP, ADSC hold after CLK rise	0.5	-	0.5	-	ns
t <sub>ADVH</sub>	ADV hold after CLK rise	0.5	-	0.5	-	ns
t <sub>WEH</sub>	GW, BWE, BW <sub>X</sub> hold after CLK rise	0.5	-	0.5	-	ns
t <sub>DH</sub>	Data input hold after CLK rise	0.5	-	0.5	-	ns
t <sub>CEH</sub>	Chip enable hold after CLK rise	0.5	-	0.5	_	ns

Notes

t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of Figure 5 on page 24. Transition is measured ± 200 mV from steady-state voltage.
 At any given voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.

25. This parameter is sampled and not 100% tested.

<sup>20.</sup> Timing reference level is 1.5 V when V<sub>DDQ</sub> = 3.3 V and is 1.25 V when V<sub>DDQ</sub> = 2.5 V.
21. Test conditions shown in (a) of Figure 5 on page 24 unless otherwise noted.
22. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD(minimum)</sub> initially before a read or write operation can be initiated.