

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









9-Mbit (256K × 36/512K × 18) Pipelined DCD Sync SRAM

Features

- Supports bus operation up to 166 MHz
- Available speed grade is 166 MHz
- Registered inputs and outputs for pipelined operation
 - □ Optimal for performance (double-cycle deselect)
 - · Depth expansion without wait state
 - \square 3.3 V 5% and + 10% core power supply (V_{DD})
- 2.5 V/3.3 V I/O power supply (V_{DDO})
- Fast clock-to-output times
 □ 3.5 ns (for 166 MHz device)
- Provide high performance 3-1-1-1 access rate
- User-selectable burst counter supporting Intel[®] Pentium[®] interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed writes
- Asynchronous output enable
- Available in Pb-free 100-pin TQFP and non Pb-free 119-ball BGA package
- IEEE 1149.1 JTAG-compatible boundary scan
- "ZZ" sleep mode option

Functional Description

The CY7C1366C/CY7C1367C SRAM integrates 256K × 36 and 512K × 18 SRAM cells with advanced synchronous peripheral

circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable (CE₁), depth-expansion chip enables (CE₂ and CE₃^[1]), burst control inputs (ADSC, ADSP, and ADV), write enables (BW_X, and BWE), and global write (GW). Asynchronous inputs include the output enable (OE) and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either address strobe processor (ADSP) or address strobe controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self-timed write cycle. This part supports byte write operations (see Pin Definitions on page 6 and Partial Truth Table for Read/Write on page 9 for further details). Write cycles can be one to four bytes wide as controlled by the byte write control inputs. GW active LOW causes all bytes to be written. This device incorporates an additional pipelined enable register which delays turning off the output buffers an additional cycle when a deselect is executed. This feature enables depth expansion without penalizing system performance.

The CY7C1366C/CY7C1367C operates from a +3.3 V core power supply while all outputs operate with a +3.3 V or a +2.5 V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.

For a complete list of related documentation, click here.

Selection Guide

| Description | 166 MHz | Unit |
|------------------------------|---------|------|
| Maximum access time | 3.5 | ns |
| Maximum operating current | 180 | mA |
| Maximum CMOS standby current | 40 | mA |


Note

1. $\overline{\text{CE}}_3$ is for 100-pin TQFP. 119-ball BGA is offered only in 2 Chip Enable.


Revised November 9, 2016



Logic Block Diagram - CY7C1366C



Logic Block Diagram - CY7C1367C





Contents


| Pin Configurations | 4 |
|---|----|
| Pin Definitions | |
| Functional Overview | 7 |
| Single Read Accesses | 7 |
| Single Write Accesses Initiated by ADSP | |
| Single Write Accesses Initiated by ADSC | 8 |
| Burst Sequences | |
| Sleep Mode | |
| Interleaved Burst Address Table | |
| Linear Burst Address Table | |
| ZZ Mode Electrical Characteristics | 8 |
| Partial Truth Table for Read/Write | |
| Partial Truth Table for Read/Write | |
| IEEE 1149.1 Serial Boundary Scan (JTAG) | |
| Disabling the JTAG Feature | |
| Test Access Port (TAP) | |
| PERFORMING A TAP RESET | |
| TAP REGISTERS | |
| TAP Instruction Set | |
| TAP Controller State Diagram | |
| TAP Controller Block Diagram | |
| TAP Timing | |
| TAP AC Switching Characteristics | |
| 3.3 V TAP AC Test Conditions | |
| 3.3 V TAP AC Output Load Equivalent | |
| 2.5 V TAP AC Test Conditions | |
| 2.5 V TAP AC Output Load Equivalent | 14 |
| TAP DC Electrical Characteristics | |
| and Operating Conditions | 15 |

| Identification Register Definitions | 16 |
|---|----|
| Scan Register Sizes | 16 |
| Identification Codes | 16 |
| Boundary Scan Order | 17 |
| Maximum Ratings | |
| Operating Range | 18 |
| Neutron Soft Error Immunity | 18 |
| Electrical Characteristics | 18 |
| Capacitance | 19 |
| Thermal Resistance | 19 |
| AC Test Loads and Waveforms | 20 |
| Switching Characteristics | 21 |
| Switching Waveforms | 22 |
| Ordering Information | 26 |
| Ordering Code Definitions | 26 |
| Package Diagrams | 27 |
| Acronyms | 28 |
| Document Conventions | |
| Units of Measure | |
| Document History Page | 29 |
| Sales, Solutions, and Legal Information | 31 |
| Worldwide Sales and Design Support | 31 |
| Products | 31 |
| PSoC®Solutions | 31 |
| Cypress Developer Community | 31 |
| Technical Support | 31 |



Pin Configurations

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout (3 Chip Enables)





Pin Configurations (continued)

Figure 2. 119-ball BGA (14 × 22 × 2.4 mm) pinout (2 Chip Enable with JTAG)

CY7C1366C (256K × 36)

| C17C1300C (230K ~ 30) | | | | | | | |
|-----------------------|--------------------|-----------------|-------------------|-----------------|-------------------|-----------------|--------------------|
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| Α | V_{DDQ} | Α | Α | ADSP | Α | Α | V_{DDQ} |
| В | NC/288M | CE ₂ | Α | ADSC | Α | Α | NC/576M |
| С | NC/144M | Α | Α | V_{DD} | Α | Α | NC/1G |
| D | DQ_C | DQP_C | V_{SS} | NC | V_{SS} | DQPB | DQ _B |
| Е | DQ_C | DQ_C | V_{SS} | CE ₁ | V_{SS} | DQ _B | DQ_B |
| F | V_{DDQ} | DQ_C | V_{SS} | OE | V_{SS} | DQ_B | V_{DDQ} |
| G | DQ_C | DQ_C | BW _C | ADV | BW _B | DQ _B | DQ _B |
| Н | DQ_C | DQ_C | V_{SS} | GW | V_{SS} | DQ _B | DQ_B |
| J | V_{DDQ} | V_{DD} | NC | V_{DD} | NC | V_{DD} | V_{DDQ} |
| K | DQ_D | DQ_D | V_{SS} | CLK | V_{SS} | DQ_A | DQ_A |
| L | DQ_D | DQ_D | \overline{BW}_D | NC | \overline{BW}_A | DQ_A | DQ_A |
| М | V_{DDQ} | DQ_D | V_{SS} | BWE | V_{SS} | DQ_A | V_{DDQ} |
| N | DQ_D | DQ_D | V_{SS} | A1 | V _{SS} | DQ_A | DQ_A |
| Р | DQ_D | DQP_D | V_{SS} | A0 | V_{SS} | DQPA | DQ_A |
| R | NC | Α | MODE | V_{DD} | NC | Α | NC |
| T | NC | NC/72M | Α | Α | Α | NC/36M | ZZ |
| U | V_{DDQ} | TMS | TDI | TCK | TDO | NC | V_{DDQ} |



Pin Definitions

| Name | I/O | Description |
|--|------------------------|---|
| A ₀ , A ₁ , A | Input- synchronous | Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and \overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3 [2] are sampled active. A1:A0 are fed to the two-bit counter. |
| BW _A ,BW _B , BW _C ,BW _D | Input- synchronous | Byte write select inputs, active LOW . Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK. |
| GW | Input- synchronous | Global write enable input, active LOW . When asserted LOW on the rising edge of CLK, a global write is conducted (All bytes are written, regardless of the values on BW_X and BWE). |
| BWE | Input- synchronous | Byte write enable input, active LOW . Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write. |
| CLK | Input- clock | Clock input . <u>Used</u> to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation. |
| CE ₁ | Input- synchronous | Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_2 and $CE_3^{[2]}$ to select/deselect the device. ADSP is ignored if CE_1 is HIGH. CE_1 is sampled only when a new external address is loaded. |
| CE ₂ | Input- synchronous | Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3^{[2]}$ to select/deselect the device. $\overline{\text{CE}}_2$ is sampled only when a new external address is loaded. |
| CE ₃ ^[2] | Input- synchronous | Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and CE_2 to select/deselect the device. Not connected for BGA. Where referenced, $\overline{\text{CE}}_3^{[2]}$ is assumed active throughout this document for BGA. $\overline{\text{CE}}_3$ is sampled only when a new external address is loaded. |
| ŌĒ | Input- asynchronous | Output enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, DQ pins are tristated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state. |
| ADV | Input- synchronous | Advance input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle. |
| ADSP | Input- synchronous | Address strobe from processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when $\overline{\text{CE}}_1$ is deasserted HIGH. |
| ADSC | Input- synchronous | Address strobe from controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. |
| ZZ | Input- asynchronous | ZZ "sleep" input, active HIGH. When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down. |
| DQs, DQPs | I/O- synchronous | Bidirectional data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP _X are placed in a tristate condition. |
| V_{DD} | Power supply | Power supply inputs to the core of the device. |
| V_{SS} | Ground | Ground for the core of the device. |
| V_{SSQ} | I/O ground | Ground for the I/O circuitry. |
| V_{DDQ} | I/O power supply | Power supply for the I/O circuitry. |



Pin Definitions (continued)

| Name | I/O | Description |
|------|--------------------------------|---|
| MODE | Input- static | Selects burst order . When tied to GND selects linear burst sequence. When tied to V_{DD} or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode pin has an internal pull-up. |
| TDO | JTAG serial output synchronous | Serial data-out to the JTAG circuit . Delivers data on the negative edge of TCK. If the JTAG feature is not being used, this pin should be disconnected. This pin is not available on TQFP packages. |
| TDI | JTAG serial input synchronous | Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being used, this pin can be disconnected or connected to V_{DD} . This pin is not available on TQFP packages. |
| TMS | JTAG serial input synchronous | Serial data-in to the JTAG circuit . Sampled on the rising edge of TCK. If the JTAG feature is not being used, this pin can be disconnected or connected to V _{DD} . This pin is not available on TQFP packages. |
| TCK | JTAG- clock | Clock input to the JTAG circuitry. If the JTAG feature is not being used, this pin must be connected to V_{SS} . This pin is not available on TQFP packages. |
| NC | - | No connects . Not internally connected to the die.18M, 36M, 72M, 144M, 288M, 576M, and 1G are address expansion pins and are not internally connected to the die. |

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock.

The CY7C1366C/CY7C1367C supports secondary cache in systems using either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the processor address strobe (ADSP) or the controller address strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the byte write enable (\underline{BWE}) and byte write select (BW_X) inputs. A global write enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Synchronous chip selects \overline{CE}_1 , CE_2 , $\overline{CE}_3^{[3]}$ and an asynchronous output enable (OE) provide for easy bank

selection and output tristate control. $\overline{\text{ADSP}}$ is ignored if $\overline{\text{CE}}_1$ is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) chip selects are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if CE $_1$ is HIGH. The address presented to the address inputs is stored into the address advancement logic and the address register while being presented to the memory core. The corresponding data is allowed to propagate to the input of the output registers. At the rising edge of the next clock the data is allowed to propagate through the output register and on the data bus within $t_{\rm co}$ if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tristated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the $\overline{\rm OE}$ signal. Consecutive single read cycles are supported.

The CY7C1366C/CY7C1367C is a double-cycle deselect part. Once the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output will tristate immediately after the next clock rise.

Note

Document Number: 38-05542 Rev. *M

^{3.} $\overline{\text{CE}}_3$ is for 100-pin TQFP. 119-ball BGA is offered only in 2 Chip Enable.



Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2) chip select is asserted active. The address presented is loaded into the address register and the address advancement logic while being delivered to the memory core. The write signals (GW, BWE, and BW $_{\rm X}$) and ADV inputs are ignored during this first cycle.

ADSP triggered write accesses require two clock cycles to complete. If \overline{GW} is asserted LOW on the second clock rise, the data presented to the DQ $_{x}$ inputs is written into the corresponding address location in the memory \overline{core} . If \overline{GW} is HIGH, then the write operation is controlled by \overline{BWE} and \overline{BW}_{x} signals. The CY7C1366C/CY7C1367C provides byte write capability that is described in the Write \overline{Cycle} Description table. Asserting the byte write enable input (\overline{BWE}) with the selected byte write input will selectively write to only the desired bytes. Bytes not selected during a byte write operation remain unaltered. A synchronous self-timed write mechanism is provided to simplify the write operations.

Because the CY7C1366C/CY7C1367C is a common I/O device, the output enable (OE) must be deasserted HIGH before presenting data to the DQ inputs. Doing so tristates the output drivers. As a safety precaution, DQ are automatically tristated whenever a write cycle is detected, regardless of the state of OE.

Single Write Accesses Initiated by ADSC

ADSC write accesses are initiated when the following conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deasserted HIGH, (3) chip select is asserted active, and (4) the appropriate combination of the write inputs (GW, BWE, and BW_χ) are asserted active to conduct a write to the desired byte(s). ADSC triggered write accesses require a single clock cycle to complete. The address presented is loaded into the address register and the address advancement logic while being delivered to the memory core. The \overline{ADV} input is ignored during this cycle. If a global write is conducted, the data presented to the DQ $_\chi$ is written into the corresponding address location in the memory core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation remain unaltered. A synchronous self-timed write mechanism is provided to simplify the write operations.

Because the CY7C1366C/CY7C1367C is a common I/O device, the output enable (\overline{OE}) must be deasserted HIGH before presenting data to the DQ_X inputs. Doing so tristates the output drivers. As a safety precaution, DQ_X are automatically tristated whenever a write cycle is detected, regardless of the state of \overline{OE} .

Burst Sequences

The CY7C1366C/CY7C1367C provides a two-bit wraparound counter, fed by $A_{[1:0]}$, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input. Both read and write burst operations are supported.

Asserting ADV LOW at clock rise automatically increments the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation 'sleep' mode. Two clock cycles are required to enter into or exit from this 'sleep' mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the 'sleep' mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the 'sleep' mode. CEs, ADSP, and ADSC must remain inactive for the duration of tzzrec after the ZZ input returns LOW.

Interleaved Burst Address Table

(MODE = Floating or V_{DD})

| First Address A1:A0 | Second Address A1:A0 | Third Address A1:A0 | Fourth Address A1:A0 |
|---------------------------|----------------------------|---------------------------|----------------------------|
| 00 | 01 | 10 | 11 |
| 01 | 00 | 11 | 10 |
| 10 | 11 | 00 | 01 |
| 11 | 10 | 01 | 00 |

Linear Burst Address Table

(MODE = GND)

| First Address A1:A0 | Second Address A1:A0 | Third Address A1:A0 | Fourth Address A1:A0 |
|---------------------------|----------------------------|---------------------------|----------------------------|
| 00 | 01 | 10 | 11 |
| 01 | 10 | 11 | 00 |
| 10 | 11 | 00 | 01 |
| 11 | 00 | 01 | 10 |

ZZ Mode Electrical Characteristics

| Parameter | Description | Test Conditions | Min | Max | Unit |
|--------------------|-----------------------------------|---------------------------------|-------------------|-------------------|------|
| I _{DDZZ} | Sleep mode standby current | $ZZ \ge V_{DD} - 0.2 \text{ V}$ | _ | 50 | mA |
| t _{ZZS} | Device operation to ZZ | $ZZ \ge V_{DD} - 0.2 \text{ V}$ | _ | 2t _{CYC} | ns |
| t _{ZZREC} | ZZ recovery time | ZZ ≤ 0.2 V | 2t _{CYC} | _ | ns |
| t _{ZZI} | ZZ active to sleep current | This parameter is sampled | _ | 2t _{CYC} | ns |
| t _{RZZI} | ZZ inactive to exit sleep current | This parameter is sampled | 0 | _ | ns |

Document Number: 38-05542 Rev. *M



Partial Truth Table for Read/Write

The Partial Truth Table for Read/Write for CY7C1366C follows. [4, 5]

| Function (CY7C1366C) | GW | BWE | BW _D | BW _C | BW _B | BW _A |
|--|----|-----|-----------------|-----------------|-----------------|-----------------|
| Read | Н | Н | Х | Х | Х | Х |
| Read | Н | L | Н | Н | Н | Н |
| Write byte A – (DQ _A and DQP _A) | Н | L | Н | Н | Н | L |
| Write byte B – (DQ _B and DQP _B) | Н | L | Н | Н | L | Н |
| Write bytes B, A | Н | L | Н | Н | L | L |
| Write byte C – (DQ _C and DQP _C) | Н | L | Н | L | Н | Н |
| Write bytes C, A | Н | L | Н | L | Н | L |
| Write bytes C, B | Н | L | Н | L | L | Н |
| Write bytes C, B, A | Н | L | Н | L | L | L |
| Write byte D – (DQ _D and DQP _D) | Н | L | L | Н | Н | Н |
| Write bytes D, A | Н | L | L | Н | Н | L |
| Write bytes D, B | Н | L | L | Н | L | Н |
| Write bytes D, B, A | Н | L | L | Н | L | L |
| Write bytes D, C | Н | L | L | L | Н | Н |
| Write bytes D, C, A | Н | L | L | L | Н | L |
| Write bytes D, C, B | Н | L | L | L | L | Н |
| Write all bytes | Н | L | L | L | L | L |
| Write all bytes | L | Х | Х | Х | Х | Х |

Partial Truth Table for Read/Write

The Partial Truth Table for Read/Write for CY7C1367C follows. [4, 5]

| Function (CY7C1367C) | GW | BWE | BW _B | BW _A |
|--|----|-----|-----------------|-----------------|
| Read | Н | Н | X | X |
| Read | Н | L | Н | Н |
| Write byte A – (DQ _A and DQP _A) | Н | L | Н | L |
| Write byte B – (DQ _B and DQP _B) | Н | L | L | Н |
| Write all bytes | Н | L | L | L |
| Write all bytes | Ĺ | Х | X | X |

Notes

All voltages referenced to V_{SS} (GND).
 This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD(minimum)} initially before a read or write operation can be initiated.



IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1366C incorporates a serial boundary scan test access port (TAP) in the BGA package only. The TQFP package does not offer this functionality. This part operates in accordance with IEEE Standard 1149.1-1900, but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 3.3 V or 2.5 V I/O logic levels.

The CY7C1366C contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V_{DD} through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device comes up in a reset state which does not interfere with the operation of the device.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram on page 12. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (see Identification Codes on page 16). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and enable data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 13. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to enable fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This enables data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order on page 17 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 16.



TAP Instruction Set

Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Identification Codes on page 16. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail in this section.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

FXTFST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-0 instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a high Z state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP

controller is in a Shift-DR state. It also places all SRAM outputs into a high Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD enables an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required - that is, while data captured is shifted out, the preloaded data can be shifted in.

BYPASS


When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




TAP Controller State Diagram




The 0/1 next to each state represents the value of TMS at the rising edge of TCK.



TAP Controller Block Diagram



TAP Timing





TAP AC Switching Characteristics


Over the Operating Range

| Parameter [6, 7] | Description | Min | Max | Unit |
|-------------------|-------------------------------|----------|-----|------|
| Clock | | - | • | |
| t _{TCYC} | TCK clock cycle time | 50 | _ | ns |
| t _{TF} | TCK clock frequency | - | 20 | MHz |
| t _{TH} | TCK clock HIGH time | 20 | _ | ns |
| t _{TL} | TCK clock LOW time | 20 | - | ns |
| Output Times | | <u>.</u> | | |
| t _{TDOV} | TCK clock LOW to TDO valid | _ | 10 | ns |
| t _{TDOX} | TCK clock LOW to TDO invalid | 0 | - | ns |
| Setup Times | | <u>.</u> | | |
| t _{TMSS} | TMS setup to TCK clock rise | 5 | _ | ns |
| t _{TDIS} | TDI setup to TCK clock rise | 5 | - | ns |
| t _{CS} | Capture setup to TCK rise | 5 | - | ns |
| Hold Times | | <u>.</u> | | |
| t _{TMSH} | TMS hold after TCK clock rise | 5 | _ | ns |
| t _{TDIH} | TDI hold after clock rise | 5 | _ | ns |
| t _{CH} | Capture hold after clock rise | 5 | _ | ns |

3.3 V TAP AC Test Conditions

| Input pulse levels | V _{SS} to 3.3 V |
|--------------------------------------|--------------------------|
| Input rise and fall times | 1 ns |
| Input timing reference levels | 1.5 V |
| Output reference levels | 1.5 V |
| Test load termination supply voltage | 1.5 V |


3.3 V TAP AC Output Load Equivalent



2.5 V TAP AC Test Conditions

| Input pulse levels | V _{SS} to 2.5 V |
|--------------------------------------|--------------------------|
| Input rise and fall time | 1 ns |
| Input timing reference levels | 1.25 V |
| Output reference levels | 1.25 V |
| Test load termination supply voltage | 1.25 V |

2.5 V TAP AC Output Load Equivalent



Notes

- 6. t_{CS} and t_{CH} refer to the setup and hold time requirements of latching data from the boundary scan register.
 7. Test conditions are specified using the load in TAP AC test Conditions. t_R/t_F = 1 ns.



TAP DC Electrical Characteristics and Operating Conditions

(0 °C < T_A < +70 °C; V_{DD} = 3.3 V \pm 0.165 V unless otherwise noted)

| Parameter [8] | Description | Cond | ditions | Min | Max | Unit |
|------------------|---------------------|--------------------------------|--------------------------|------------|-----------------------|------|
| V _{OH1} | Output HIGH voltage | I _{OH} = -4.0 mA | V _{DDQ} = 3.3 V | 2.4 | - | V |
| | | I _{OH} = -1.0 mA | V _{DDQ} = 2.5 V | 2.0 | - | V |
| V _{OH2} | Output HIGH voltage | I _{OH} = -100 μA | V _{DDQ} = 3.3 V | 2.9 | _ | V |
| | | | V _{DDQ} = 2.5 V | 2.1 | _ | V |
| V _{OL1} | Output LOW voltage | I _{OL} = 8.0 mA | V _{DDQ} = 3.3 V | _ | 0.4 | V |
| | | I _{OL} = 8.0 mA | V _{DDQ} = 2.5 V | _ | 0.4 | V |
| V _{OL2} | Output LOW voltage | I _{OL} = 100 μA | V _{DDQ} = 3.3 V | _ | 0.2 | V |
| | | | V _{DDQ} = 2.5 V | _ | 0.2 | V |
| V _{IH} | Input HIGH voltage | | V _{DDQ} = 3.3 V | 2.0 | V _{DD} + 0.3 | V |
| | | | V _{DDQ} = 2.5 V | 1.7 | V _{DD} + 0.3 | V |
| V _{IL} | Input LOW voltage | | V _{DDQ} = 3.3 V | -0.5 | 0.7 | V |
| | | | V _{DDQ} = 2.5 V | -0.3 | 0.7 | V |
| I _X | Input load current | $GND \leq V_{IN} \leq V_{DDQ}$ | | - 5 | 5 | μΑ |

Notes

^{8.} All voltages referenced to V_{SS} (GND).



Identification Register Definitions

| Instruction Field | CY7C1366C (256K × 36) | Description |
|------------------------------------|--------------------------|--|
| Revision number (31:29) | 000 | Describes the version number. |
| Device depth (28:24) [9] | 01011 | Reserved for Internal Use |
| Device width (23:18) 119-ball BGA | 101110 | Defines memory type and architecture |
| Cypress device ID (17:12) | 100110 | Defines width and density |
| Cypress JEDEC ID code (11:1) | 00000110100 | Allows unique identification of SRAM vendor. |
| ID register presence indicator (0) | 1 | Indicates the presence of an ID register. |

Scan Register Sizes

| Register Name | Bit Size (× 36) |
|--|-----------------|
| Instruction | 3 |
| Bypass | 1 |
| ID | 32 |
| Boundary scan order (119-ball BGA package) | 71 |

Identification Codes

| Instruction | Code | Description |
|----------------|------|--|
| EXTEST | 000 | Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to high Z state. |
| IDCODE | 001 | Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations. |
| SAMPLE Z | 010 | Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state. |
| RESERVED | 011 | Do Not Use: This instruction is reserved for future use. |
| SAMPLE/PRELOAD | 100 | Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation. |
| RESERVED | 101 | Do Not Use: This instruction is reserved for future use. |
| RESERVED | 110 | Do Not Use: This instruction is reserved for future use. |
| BYPASS | 111 | Places the bypass register between TDI and TDO. This operation does not affect SRAM operations. |

Note

Document Number: 38-05542 Rev. *M

^{9.} Bit #24 is "1" in the Register Definitions for both 2.5 V and 3.3 V versions of this device.



Boundary Scan Order

119-ball BGA

CY7C1366C (256K × 36)

| Bit# | Ball ID | Signal Name |
|------|---------|------------------|
| 1 | K4 | CLK |
| 2 | H4 | GW |
| 3 | M4 | BWE |
| 4 | F4 | ŌĒ |
| 5 | B4 | ADSC |
| 6 | A4 | ADSP |
| 7 | G4 | ADV |
| 8 | C3 | Α |
| 9 | В3 | Α |
| 10 | D6 | DQP _B |
| 11 | H7 | DQ _B |
| 12 | G6 | DQ _B |
| 13 | E6 | DQ _B |
| 14 | D7 | DQ _B |
| 15 | E7 | DQ _B |
| 16 | F6 | DQ _B |
| 17 | G7 | DQ _B |
| 18 | H6 | DQ _B |
| 19 | T7 | ZZ |
| 20 | K7 | DQ _A |
| 21 | L6 | DQ _A |
| 22 | N6 | DQ _A |
| 23 | P7 | DQ _A |
| 24 | N7 | DQ _A |
| 25 | M6 | DQ _A |
| 26 | L7 | DQ _A |
| 27 | K6 | DQ _A |
| 28 | P6 | DQP _A |
| 29 | T4 | А |
| 30 | A3 | A |
| 31 | C5 | Α |
| 32 | B5 | Α |
| 33 | A5 | А |
| 34 | C6 | A |
| 35 | A6 | А |
| 36 | B6 | А |
| | | |

| Bit# | Ball ID | Signal Name |
|------|----------|------------------|
| 37 | P4 | A0 |
| 38 | N4 | A1 |
| 39 | R6 | A |
| 40 | T5 | A |
| 41 | T3 | A |
| 42 | R2 | A |
| 43 | R3 | MODE |
| 44 | P2 | DQP _D |
| 45 | P1 | DQD |
| 46 | L2 | DQD |
| 47 | K1 | DQ _D |
| 48 | N2 | DQ _D |
| 49 | N1 | DQ _D |
| 50 | M2 | DQ _D |
| 51 | L1 | DQ _D |
| 52 | K2 | DQ _D |
| 53 | Internal | Internal |
| 54 | H1 | DQ _C |
| 55 | G2 | DQ _C |
| 56 | E2 | DQ _C |
| 57 | D1 | |
| 58 | H2 | DQ _C |
| | G1 | DQ _C |
| 59 | | DQ _C |
| 60 | F2 | DQ _C |
| 61 | E1 | DQC |
| 62 | D2 | DQP _C |
| 63 | C2 | A |
| 64 | A2 | A |
| 65 | E4 | CE ₁ |
| 66 | B2 | CE ₂ |
| 67 | L3 | BWD |
| 68 | G3 | BW _C |
| 69 | G5 | BW _B |
| 70 | L5 | BW _A |
| 71 | Internal | Internal |



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Operating Range

| Range | Ambient Temperature | V _{DD} | V_{DDQ} |
|------------|------------------------|-----------------------|----------------------------------|
| Commercial | 0 °C to +70 °C | 3.3 V – 5% / + 10% | 2.5 V – 5% to V _{DD} |

Neutron Soft Error Immunity

| Parameter | Description | Test Conditions | Тур | Max* | Unit |
|-----------|---------------------------------|--------------------|-----|------|-------------|
| LSBU | Logical single-bit upsets | 25 °C | 361 | 394 | FIT/ Mb |
| LMBU | Logical multi-bit upsets | 25 °C | 0 | 0.01 | FIT/ Mb |
| SEL | Single event latch-up | 85 °C | 0 | 0.1 | FIT/D ev |

^{*} No LMBU or SEL events occurred during testing; this column represents a statistical χ^2 , 95% confidence limit calculation. For more details refer to Application Note AN54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates".

Electrical Characteristics

Over the Operating Range

| Parameter [10, 11] | Description | Test Conditions | Min | Max | Unit |
|---------------------|--|---|------------|-----------------------|------|
| V_{DD} | Power supply voltage | | 3.135 | 3.6 | V |
| V_{DDQ} | I/O supply voltage | for 3.3 V I/O | 3.135 | V _{DD} | V |
| | | for 2.5 V I/O | 2.375 | 2.625 | V |
| V _{OH} | Output HIGH voltage | for 3.3 V I/O, I _{OH} = -4.0 mA | 2.4 | _ | V |
| | | for 2.5 V I/O, I _{OH} = -1.0 mA | 2.0 | _ | V |
| V _{OL} | Output LOW voltage | for 3.3 V I/O, I _{OL} = 8.0 mA | _ | 0.4 | V |
| | | for 2.5 V I/O, I _{OL} = 1.0 mA | _ | 0.4 | V |
| V _{IH} | Input HIGH voltage [10] | for 3.3 V I/O | 2.0 | V _{DD} + 0.3 | V |
| | | for 2.5 V I/O | 1.7 | V _{DD} + 0.3 | V |
| V_{IL} | Input LOW voltage [10] | for 3.3 V I/O | -0.3 | 0.8 | V |
| | | for 2.5 V I/O | -0.3 | 0.7 | V |
| I _X | Input leakage current except ZZ and MODE | $GND \leq V_I \leq V_DDQ$ | -5 | 5 | μA |
| | Input current of MODE | Input = V _{SS} | -30 | _ | μA |
| Input current of ZZ | | Input = V _{DD} | _ | 5 | μA |
| | Input current of ZZ | Input = V _{SS} | – 5 | _ | μΑ |
| | | Input = V _{DD} | _ | 30 | μA |
| I _{OZ} | Output leakage current | $GND \le V_I \le V_{DDQ}$, output disabled | – 5 | 5 | μΑ |

^{10.} Overshoot: $V_{IH(AC)} < V_{DD} + 1.5 \text{ V}$ (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL(AC)} > -2 \text{ V}$ (Pulse width less than $t_{CYC}/2$). 11. $T_{Power-up}$: Assumes a linear ramp from 0 V to $V_{DD(min)}$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$.



Electrical Characteristics (continued)

Over the Operating Range

| Parameter [10, 11] | Description | Test Conditions | | Min | Max | Unit |
|--------------------|---|--|------------------------|-----|-----|------|
| I _{DD} | V _{DD} operating supply current | V_{DD} = Max, I_{OUT} = 0 mA, f = f_{MAX} = 1/ t_{CYC} | 6 ns cycle, 166 MHz | _ | 180 | mA |
| I _{SB1} | Automatic CE power-down current – TTL inputs | $\begin{aligned} &V_{DD} = \text{Max, device deselected,} \\ &V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL} \\ &f = f_{MAX} = 1/t_{CYC} \end{aligned}$ | 6 ns cycle, 166 MHz | Ī | 110 | mA |
| I _{SB2} | Automatic CE power-down current – CMOS inputs | V_{DD} = Max, device deselected, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V},$ f = 0 | 6 ns cycle, 166 MHz | - | 40 | mA |
| I _{SB3} | Automatic CE power-down current – CMOS inputs | V_{DD} = Max, device deselected, or $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V}$, $f = f_{MAX} = 1/t_{CYC}$ | | - | 100 | mA |
| I _{SB4} | Automatic CE power-down current – TTL inputs | V_{DD} = Max, device deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = 0$ | 6 ns cycle, 166 MHz | _ | 40 | mA |

Capacitance

| Parameter [12] | Description | Test Conditions | 100-pin TQFP Max | 119-ball BGA Max | Unit |
|------------------|--------------------------|---|---------------------|---------------------|------|
| C _{IN} | | T _A = 25 °C, f = 1 MHz, V _{DD} = 3.3 V, V _{DDQ} = 2.5 V | 5 | 5 | pF |
| C _{CLK} | Clock input capacitance | | 5 | 5 | pF |
| C _{I/O} | Input/output capacitance | | 5 | 7 | pF |

Thermal Resistance

| Parameter [12] | Description | Test Conditions | 100-pin TQFP Package | 119-ball BGA Package | Unit |
|-------------------|---------------------------------------|--|-------------------------|-------------------------|------|
| Θ_{JA} | (junction to ambient) | Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA/JESD51. | _* | 34.1 | °C/W |
| $\Theta_{\sf JC}$ | Thermal resistance (junction to case) | | 6.31 | 14.0 | °C/W |

Document Number: 38-05542 Rev. *M


Note
12. Tested initially and after any design or process change that may affect these parameters



AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms

3.3 V I/O Test Load





Switching Characteristics

Over the Operating Range

| Parameter [13, 14] | Description | -1 | -166 | |
|--------------------|---|----------|------|------|
| | | Min | Max | Unit |
| t _{POWER} | V _{DD} (typical) to the first access ^[15] | 1 | _ | ms |
| Clock | | • | | |
| t _{CYC} | Clock cycle time | 6.0 | _ | ns |
| t _{CH} | Clock HIGH | 2.4 | _ | ns |
| t _{CL} | Clock LOW | 2.4 | _ | ns |
| Output Times | | <u>.</u> | | • |
| t _{CO} | Data output valid after CLK rise | - | 3.5 | ns |
| t _{DOH} | Data output hold after CLK rise | 1.25 | _ | ns |
| t _{CLZ} | Clock to low Z [16, 17, 18] | 1.25 | _ | ns |
| t _{CHZ} | Clock to high Z [16, 17, 18] | 1.25 | 3.5 | ns |
| t _{OEV} | OE LOW to output valid | - | 3.5 | ns |
| t _{OELZ} | OE LOW to output low Z [16, 17, 18] | 0 | _ | ns |
| t _{OEHZ} | OE HIGH to output high Z [16, 17, 18] | - | 3.5 | ns |
| Setup Times | | <u>.</u> | | • |
| t _{AS} | Address setup before CLK rise | 1.5 | _ | ns |
| t _{ADS} | ADSC, ADSP setup before CLK rise | 1.5 | _ | ns |
| t _{ADVS} | ADV setup before CLK rise | 1.5 | _ | ns |
| t _{WES} | GW, BWE, BW _X setup before CLK rise | 1.5 | _ | ns |
| t _{DS} | Data input setup before CLK rise | 1.5 | _ | ns |
| t _{CES} | Chip enable setup before CLK rise | 1.5 | _ | ns |
| Hold Times | | · | | |
| t _{AH} | Address hold after CLK rise | 0.5 | _ | ns |
| t _{ADH} | ADSP, ADSC hold after CLK rise | 0.5 | _ | ns |
| t _{ADVH} | ADV hold after CLK rise | 0.5 | _ | ns |
| t _{WEH} | GW, BWE, BW _X hold after CLK rise | 0.5 | _ | ns |
| t _{DH} | Data input hold after CLK rise | 0.5 | _ | ns |
| t _{CEH} | Chip enable hold after CLK rise | 0.5 | - | ns |

^{13.} Timing reference level is 1.5 V when V_{DDQ} = 3.3 V and is 1.25 V when V_{DDQ} = 2.5 V.

14. Test conditions shown in (a) of Figure 3 on page 20 unless otherwise noted.

15. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD(minimum)} initially before a read or write operation can be initiated.

^{16.} t_{CHZ}, t_{CLZ}, t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of Figure 3 on page 20. Transition is measured ±200 mV from steady-state voltage.

17. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.

^{18.} This parameter is sampled and not 100% tested.



Switching Waveforms

Figure 4. Read Cycle Timing [19] t_{CYC} t_{CL} t_{ADH} t_{ADS} ADSP tads | tadh ADSC **ADDRESS** Burst continued with t_{WES} t_{WEH} new base address $\overline{\text{GW}}$, $\overline{\text{BWE}}$, $\overline{\text{BW}}_{\chi}$ Deselect t_{CES} | t_{CEH} cycle Œ t_{ADVS} i t_{ADVH} ADV → ADV suspends burst OE t_{CO} l_t_{CHZ} t_{OELZ} t_{DOH} Q(A2 + 3) Q(A2 + 1) Q(A2 + 1) Q(A2 + 2) Q(A1) Q(A2) Q(A2) High-Z Data Out (DQ) Burst wraps around to its initial state Single READ BURST READ DON'T CARE UNDEFINED


Note

19. In this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH.



Switching Waveforms (continued)

Figure 5. Write Cycle Timing [20, 21]




Notes

20. In this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH. 21. Full width write can be initiated by either \overline{GW} LOW; or by \overline{GW} HIGH, \overline{BWE} LOW and \overline{BW}_X LOW.



Switching Waveforms (continued)

Figure 6. Read/Write Cycle Timing $^{[22,\ 23,\ 24]}$




^{22.} In this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH. 23. The data bus (Q) remains in high Z following a WRITE cycle, unless a new read access is initiated by \overline{ADSP} or \overline{ADSC} . 24. \overline{GW} is HIGH.



Switching Waveforms (continued)

Figure 7. ZZ Mode Timing $^{[25,\ 26]}$



Notes

25. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device. 26. DQs are in high Z when exiting ZZ sleep mode.