imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





THIS SPEC IS OBSOLETE

Spec No: 38-05353

Spec Title: CY7C1460AV33/CY7C1462AV33, 36-MBIT (1M X 36/2M X 18) PIPELINED SRAM WITH NOBL(TM) ARCHITECTURE

Replaced by: None



CY7C1460AV33 CY7C1462AV33

36-Mbit (1M × 36/2M × 18) Pipelined SRAM with NoBL[™] Architecture

Features

- Pin compatible and functionally equivalent to ZBT
- Supports 250 MHz bus operations with zero wait states
 Available speed grades are 250, 200 and 167 MHz
- Internally self timed output buffer control to eliminate the need to use asynchronous OE
- Fully registered (inputs and outputs) for pipelined operation
- Byte write capability
- 3.3 V power supply
- 3.3 V/2.5 V I/O power supply
- Fast clock-to-output times
 2.6 ns (for 250 MHz device)
- Clock enable (CEN) pin to suspend operation
- Synchronous self timed writes
- CY7C1460AV33 available in JEDEC-standard Pb-free 100-pin TQFP and non Pb-free 165-ball FBGA package. CY7C1462AV33 available in JEDEC-standard Pb-free 100-pin TQFP.
- IEEE 1149.1 JTAG-compatible boundary scan
- Burst capability linear or interleaved burst order
- "ZZ" sleep mode option and stop clock option

Logic Block Diagram – CY7C1460AV33


Functional Description

The CY7C1460AV33/CY7C1462AV33 are 3.3 V, 1M × 36/2M × 18 synchronous pipelined burst SRAMs with No Bus LatencyTM (NoBLTM) logic, respectively. They are designed to support unlimited true back-to-back read/write operations with no wait states. The CY7C1460AV33/CY7C1462AV33 are equipped with the advanced (NoBL) logic required to enable consecutive read/write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data in systems that require frequent write/read transitions. The CY7C1460AV33/CY7C1462AV33 are pin compatible and functionally equivalent to ZBT devices.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. The clock input is qualified by the clock enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle.

Three synchronous chip enables (\overline{CE}_1 , CE_2 , \overline{CE}_3) and an asynchronous output enable (\overline{OE}) provide for easy bank selection and output tristate control. To avoid bus contention, the output drivers are synchronously tristated during the data portion of a write sequence.

For a complete list of related documentation, click here.




Cypress Semiconductor Corporation Document Number: 38-05353 Rev. *P 198 Champion Court

San Jose, CA 95134-1709
 408-943-2600
 Revised November 2, 2016



Logic Block Diagram – CY7C1462AV33





Contents

Selection Guide	.4
Pin Configurations	.4
Pin Definitions	. 6
Functional Overview	.7
Single Read Accesses	. 7
Burst Read Accesses	. 7
Single Write Accesses	. 7
Burst Write Accesses	. 8
Sleep Mode	. 8
Interleaved Burst Address Table	. 8
Linear Burst Address Table	. 8
ZZ Mode Electrical Characteristics	. 8
Truth Table	. 9
Partial Write Cycle Description	
Partial Write Cycle Description	
IEEE 1149.1 Serial Boundary Scan (JTAG)	11
Disabling the JTAG Feature	
Test Access Port (TAP)	11
PERFORMING A TAP RESET	
TAP REGISTERS	
TAP Instruction Set	
TAP Controller State Diagram	
TAP Controller Block Diagram	
TAP Timing Diagram	
TAP AC Switching Characteristics	15
3.3 V TAP AC Test Conditions	
3.3 V TAP AC Output Load Equivalent	
2.5 V TAP AC Test Conditions	
2.5 V TAP AC Output Load Equivalent	15

TAP DC Electrical Characteristics and	
Operating Conditions	16
Identification Register Definitions	17
Scan Register Sizes	17
Instruction Codes	17
Boundary Scan Order	18
Maximum Ratings	
Operating Range	19
Neutron Soft Error Immunity	
Electrical Characteristics	19
Capacitance	20
Thermal Resistance	20
AC Test Loads and Waveforms	21
Switching Characteristics	22
Switching Waveforms	23
Ordering Information	25
Ordering Code Definitions	25
Package Diagrams	26
Acronyms	28
Document Conventions	
Units of Measure	28
Document History Page	29
Sales, Solutions, and Legal Information	31
Worldwide Sales and Design Support	
Products	31
PSoC® Solutions	31
Cypress Developer Community	31
Technical Support	




Selection Guide

Description	250 MHz	200 MHz	167 MHz	Unit
Maximum access time	2.6	3.2	3.4	ns
Maximum operating current	475	425	375	mA
Maximum CMOS standby current	120	120	120	mA

Pin Configurations

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout





Pin Configurations (continued)

	CY7C1460AV33 (1M × 36)											
	1	2	3	4	5	6	7	8	9	10	11	
Α	NC/576M	А	CE ₁	BWc	\overline{BW}_{b}	\overline{CE}_3	CEN	ADV/LD	А	А	NC	
В	NC/1G	A	CE ₂	BWd	BWa	CLK	WE	OE	А	А	NC	
С	DQPc	NC	V _{DDQ}	V _{SS}	V_{SS}	V _{SS}	V_{SS}	V _{SS}	V_{DDQ}	NC	DQPb	
D	DQc	DQ _c	V _{DDQ}	V _{DD}	V_{SS}	V _{SS}	V_{SS}	V _{DD}	V_{DDQ}	DQ_b	DQb	
Е	DQ _c	DQ _c	V _{DDQ}	V _{DD}	V_{SS}	V _{SS}	V_{SS}	V _{DD}	V _{DDQ}	DQ_b	DQb	
F	DQ _c	DQ _c	V _{DDQ}	V _{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V _{DDQ}	DQ_{b}	DQb	
G	DQ _c	DQ _c	V _{DDQ}	V _{DD}	V_{SS}	V _{SS}	V_{SS}	V _{DD}	V_{DDQ}	DQ_{b}	DQb	
Н	NC	NC	NC	V _{DD}	V _{SS}	V _{SS}	V_{SS}	V _{DD}	NC	NC	ZZ	
J	DQd	DQd	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V_{SS}	V _{DD}	V_{DDQ}	DQa	DQa	
K	DQd	DQd	VDDQ	V _{DD}	V _{SS}	V _{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQa	DQa	
L	DQd	DQd	VDDQ	V _{DD}	V _{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQa	DQa	
Μ	DQd	DQ _d	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQa	DQa	
Ν	DQP _d	NC	V _{DDQ}	V _{SS}	NC	NC	NC	V _{SS}	V_{DDQ}	NC	DQPa	
Р	NC/144M	NC/72M	A	A	TDI	A1	TDO	А	А	А	NC/288M	
R	MODE	А	А	A	TMS	A0	ТСК	A	А	А	A	

Figure 2. 165-ball FBGA (15 × 17 × 1.40 mm) pinout



Pin Definitions

Pin Name	I/O Type	Pin Description
A ₀ , A ₁ , A	Input- synchronous	Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK.
	Input- synchronous	Byte write select inputs, <u>active LOW</u> . Qualified with \overline{WE} to conduct writes to the SRAM. Sampled on the rising edge of CLK. BW _a controls DQ _a and DQP _a , BW _b controls DQ _b and DQP _b , BW _c controls DQ _c and DQP _c , BW _d controls DQ _d and DQP _d , BW _e controls DQ _e and DQP _e , BW _f controls DQ _f and DQP _f , BW _g controls DQ _g and DQP _g , BW _h controls DQ _h and DQP _h .
WE	Input- synchronous	Write enable input, active LOW. Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input- synchronous	Advance/load input used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW to load a new address.
CLK	Input- clock	Clock input. Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.
CE ₁	Input- synchronous	Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE ₂ and CE ₃ to select/deselect the device.
CE ₂	Input- synchronous	Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with \overline{CE}_1 and \overline{CE}_3 to select/deselect the device.
CE ₃	Input- synchronous	Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with \overline{CE}_1 and CE_2 to select/deselect the device.
ŌĒ	Input- asynchronous	Output enable, active LOW . Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state and when the device has been deselected.
CEN	Input- synchronous	Clock enable input, active LOW. When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
DQ _a , DQ _b , DQ _c , DQ _d , DQ _e , DQ _f , DQ _g , DQ _h	l/O- synchronous	Bidirectional data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location spe <u>cified by A_X during the previous clock rise of</u> the read cycle. The direction of the pins is controlled by \overline{OE} and the internal control logic. When \overline{OE} is asserted LOW, the pins can behave as outputs. When HIGH, DQ_a - DQ_d are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of \overline{OE} .
DQP _a , DQP _b , DQP _c , DQP _d , DQP _e , DQP _f , DQP _g , DQP _h	I/O- synchronous	Bidirectional data parity I/O lines . Functionally, these signals are identical to $DQ_{[31:0]}$. During write sequences, DQP_a is controlled by BW_a , DQP_b is controlled by BW_b , DQP_c is controlled by BW_c , and DQP_d is controlled by BW_d , DQP_e is controlled by BW_e , DQP_f is controlled by BW_f , DQP_g is controlled by BW_g , DQP_f is controlled by BW_f , DQP_g is controlled by BW_h .
MODE	Input strap pin	Mode input . Selects the burst order of the device. Tied HIGH selects the interleaved burst order. Pulled LOW selects the linear burst order. MODE should not change states during operation. When left floating MODE defaults HIGH, to an interleaved burst order.
TDO	JTAG serial output synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK.
TDI	JTAG serial input synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK.



Pin Definitions (continued)

Pin Name	I/O Type	Pin Description				
TMS	Test mode select synchronous	This pin controls the test access port state machine. Sampled on the rising edge of TCK.				
TCK JTAG-clock		Clock input to the JTAG circuitry.				
V _{DD}	Power supply	Power supply inputs to the core of the device.				
V _{DDQ}	I/O power supply	Power supply for the I/O circuitry.				
V _{SS}	Ground	Ground for the device. Should be connected to ground of the system.				
NC	N/A	No connects. This pin is not connected to the die.				
NC/72M	N/A	Not connected to the die. Can be tied to any voltage level.				
NC/144M	N/A	Not connected to the die. Can be tied to any voltage level.				
NC/288M	N/A	Not connected to the die. Can be tied to any voltage level.				
NC/576M	N/A	Not connected to the die. Can be tied to any voltage level.				
NC/1G	N/A	Not connected to the die. Can be tied to any voltage level.				
ZZ	Input- asynchronous	ZZ "sleep" input . This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. During normal operation, this pin can be connected to V _{SS} or left floating. ZZ pin has an internal pull-down.				

Functional Overview

The CY7C1460AV33/CY7C1462AV33 are synchronous-pipelined burst NoBL SRAMs designed specifically to eliminate wait states during write/read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. <u>The clock signal</u> is qualified with the clock enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t_{CO}) is 2.6 ns (250 MHz device).

Accesses can be initiated by asserting all three chip enables (CE_1, CE_2, CE_3) active at the rising edge of the clock. If clock enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device is latched. The access can either be a read or write operation, depending on the status of the write enable (WE). BW_[X] can be used to conduct byte write operations.

Write operations are qualified by the write enable ($\overline{\text{WE}}$). All writes are simplified with on-chip synchronous self timed write circuitry.

Three synchronous chip enables ($\overline{\text{CE}}_1$, CE_2 , $\overline{\text{CE}}_3$) and an asynchronous output enable ($\overline{\text{OE}}$) simplify depth expansion. <u>All</u> operations (reads, writes, and deselects) are pipelined. ADV/LD should be driven LOW after the device has been deselected to load a new address for the next operation.

Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE₁, CE₂, and CE₃ are all asserted active, (3) the write enable input signal WE is deasserted HIGH, and (4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the address register and presented to the memory core and control logic. The control logic determines that a read access is in

Document Number: 38-05353 Rev. *P

progress and allows the requested data to propagate to the input of the output register. At the rising edge of the next clock the requested data is allowed to propagate through the output register and onto the data bus within 2.6 ns (250 MHz device) provided OE is active LOW. After the first clock of the read access the output buffers are controlled by OE and the internal control logic. OE must be driven LOW for the device to drive out the requested data. During the second clock, a subsequent operation (read/write/deselect) can be initiated. Deselecting the device is also pipelined. Therefore, when the SRAM is deselected at clock rise by one of the chip enable signals, its output tristates following the next clock rise.

Burst Read Accesses

The CY7C1460AV33/CY7C1462AV33 have an on-chip burst counter that enables the user the ability to supply a single address and conduct up to four reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in the section Single Read Accesses earlier. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and wraps around when incremented sufficiently. A HIGH input on ADV/LD increments the internal burst counter regardless of the state of chip enables inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (read or write) is maintained throughout the burst sequence.

Single Write Accesses

Write access are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE_{1} , CE_{2} , and CE_{3} are all asserted active, and (3) the write signal WE is asserted LOW. The address presented to the address inputs is



loaded into the address register. The write signals are latched into the control logic block.

On the subsequent clock rise the data lines are automatically tristated regardless of the state of the \overline{OE} input signal. This enables the external logic to present the data on DQ and DQP (DQ_{a,b,c,d}/DQP_{a,b,c,d} for CY7C1460AV33 and DQ_{a,b}/DQP_{a,b} for CY7C1462AV33). In addition, the address for the subsequent access (read/write/deselect) is latched into the address register (provided the appropriate control signals are asserted).

On the next clock rise the data presented to DQ and DQP $(DQ_{a,b,c,d}/DQP_{a,b,c,d}$ for CY7C1460AV33 and $DQ_{a,b}/DQP_{a,b}$ for CY7C1462AV33) (or a subset for byte write operations, see Write Cycle Description table for details) inputs is latched into the device and the write is complete.

The data written during the write operation is controlled by \overline{BW} ($\overline{BW}_{a,b,c,d}$ for CY7C1460AV33 and $\overline{BW}_{a,b}$ for CY7C1462AV33) signals. The CY7C1460AV33/CY7C1462AV33 provides byte write capability that is described in the <u>Write</u> Cycle Description table. Asserting the write enable input (WE) with the selected byte write select (BW) input selectively writes to only the desired bytes. Bytes not selected during a byte write operation remains unaltered. A synchronous self timed write mechanism has been provided to simplify the write operations. Byte write capability has been included in order to greatly simplify read/modify/write sequences, which can be reduced to simple byte write operations.

Because the CY7C1460AV33/CY7C1462AV33 are common I/O devices, data should not be driven into the device while the outputs are active. The output enable (\overline{OE}) can be deasserted HIGH before presenting data to the DQ and DQP (DQ_{a,b,c,d}/DQP_{a,b,c,d} for CY7C1460AV33 and DQ_{a,b}/DQP_{a,b} for CY7C1462AV33) inputs. Doing so tristates the output drivers. As a safety precaution, DQ and DQP (DQ_{a,b,c,d}/DQP_{a,b,c,d} for CY7C1460AV33 and DQ_{a,b,c,d}/DQP_{a,b,c,d} for CY7C1460AV33 and DQ_{a,b}/DQP_{a,b,c,d} for CY7C1460AV33 and DQ_{a,b} for CY7C1460AV33 are automatically tristated during the data portion of a write cycle, regardless of the state of OE.

Burst Write Accesses

The CY7C1460AV33/CY7C1462AV33 has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four WRITE operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the section Single Write Accesses

Parameter	Description	Test Conditions	Min	Max	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 V$	-	100	mA
t _{ZZS}	Device operation to ZZ	ZZ <u>></u> V _{DD} – 0.2 V	-	2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	$ZZ \leq 0.2 V$	2t _{CYC}	-	ns
t _{ZZI}	ZZ active to sleep current	This parameter is sampled	-	2t _{CYC}	ns
t _{RZZI}	ZZ inactive to exit sleep current	This parameter is sampled	0	-	ns

ZZ Mode Electrical Characteristics

on page 7 earlier. When ADV/ $\overline{\text{LD}}$ is driven HIGH on the subsequent clock rise, the chip enables ($\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$) and WE inputs are ignored and the burst counter is incremented. The correct BW ($\overline{\text{BW}}_{a,b,c,d}$ for CY7C1460AV33 and $\overline{\text{BW}}_{a,b}$ for CY7C1462AV33) inputs must be driven in each cycle of the burst write in order to write the correct bytes of data.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CE_1 , CE_2 , and CE_3 , must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

Interleaved Burst Address Table

(MODE = Floating or V_{DD})

First Address A1, A0	Address Address		Fourth Address A1, A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table

(MODE = GND)

First Address A1, A0	Second Address A1, A0	Address Address			
00	01	10	11		
01	10	11	00		
10	11	00	01		
11	00	01	10		



Truth Table

The Truth Table for CY7C1460AV33/CY7C1462AV33 follows. [1, 2, 3, 4, 5, 6, 7]

Operation	Address Used	CE	ZZ	ADV/LD	WE	$\overline{\mathrm{BW}}_{\mathrm{x}}$	OE	CEN	CLK	DQ
Deselect cycle	None	Н	L	L	Х	Х	Х	L	L–H	Tri-state
Continue deselect cycle	None	Х	L	Н	Х	Х	Х	L	L–H	Tri-state
Read cycle (begin burst)	External	L	L	L	Н	Х	L	L	L–H	Data out (Q)
Read cycle (continue burst)	Next	Х	L	Н	Х	Х	L	L	L–H	Data out (Q)
NOP/dummy read (begin burst)	External	L	L	L	Н	Х	Н	L	L–H	Tri-state
Dummy read (continue burst)	Next	Х	L	Н	Х	Х	Н	L	L–H	Tri-state
Write cycle (begin burst)	External	L	L	L	L	L	Х	L	L–H	Data in (D)
Write cycle (continue burst)	Next	Х	L	Н	Х	L	Х	L	L–H	Data in (D)
NOP/WRITE ABORT (begin burst)	None	L	L	L	L	Н	Х	L	L–H	Tri-state
WRITE ABORT (continue burst)	Next	Х	L	Н	Х	Н	Х	L	L–H	Tri-state
IGNORE CLOCK EDGE (stall)	Current	Х	L	Х	Х	Х	Х	Н	L–H	_
SLEEP MODE	None	Х	н	Х	Х	Х	Х	Х	Х	Tri-state

Notes

- X = "Don't Care", H = Logic HIGH, L = Logic LOW, CE stands for all chip enables active. BWx = L signifies at least one byte write select is active, BWx = valid signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.
 Write is defined by WE and BW_X. See Write Cycle Description table for details.
- When a write cycle is detected, all I/Os are tristated, even during byte writes.
 <u>The DQ and DQP pins are controlled by the current cycle and the OE signal.</u>
 <u>CEN</u> = H inserts wait states.

- 6. <u>Device powers up deselected and the I/Os in a tristate condition, regardless of OE</u>.
- \overline{OE} is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQ_s and DQP_X = Tristate when \overline{OE} is inactive or when the device is deselected, and DQ_s=data when \overline{OE} is active. 7.



Partial Write Cycle Description

The Partial Write Cycle Description for CY7C1460AV33 follows. ^[8, 9, 10, 11]

Function (CY7C1460AV33)	WE	BWd	BWc	BWb	BWa
Read	Н	Х	Х	Х	Х
Write – no bytes written	L	Н	Н	Н	Н
Write byte a – (DQ _a and DQP _a)	L	Н	Н	Н	L
Write byte $b - (DQ_b and DQP_b)$	L	Н	Н	L	Н
Write byt <mark>es b</mark> , a	L	Н	Н	L	L
Write byte c – (DQ _c and DQP _c)	L	Н	L	Н	Н
Write bytes c, a	L	Н	L	Н	L
Write bytes c, b	L	Н	LL	L	Н
Write bytes c, b, a	L	Н	L	L	L
Write byte d – (DQ _d and DQP _d)	L	L	Н	Н	Н
Write bytes d, a	L	L	Н	Н	L
Write bytes d, b	L	L	Н	L	Н
Write bytes d, b, a	L	L	Н	L	L
Write bytes d, c	L	L	L	Н	Н
Write bytes d, c, a	L	L	L	Н	L
Write bytes d, c, b	L	L	L	L	Н
Write all bytes	L	Ļ	L	L	L

Partial Write Cycle Description

The Partial Write Cycle Description for CY7C1462AV33 follows. [9, 1]

Function (CY7C1462AV33)	WE	BWb	BWa
Read	Н	x	x
Write – no bytes written	L	Н	н
Write byte a – (DQ _a and DQP _a)	L	Н	L
Write byte b – (DQ _b and DQP _b)	L	L	Н
Write both bytes	L	L	L

Notes

^{8.} X = "Don't Care", H = Logic HIGH, L = Logic LOW, CE stands for all chip enables active. BWx = L signifies at least one byte write select is active, BWx = valid signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.
9. Write is defined by WE and BW_x. See Write Cycle Description table for details.
10. When a write cycle is detected, all I/Os are tristated, even during byte writes.
41. To he write the desired byte write a base of the particular of the partic

^{11.} Table only lists a partial listing of the byte write combinations. Any combination of BW_[a:d] is valid. Appropriate write is done based on which byte write is active.



IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1460AV33 incorporates a serial boundary scan test access port (TAP). This part is fully compliant with 1149.1. The TAP operates using JEDEC-standard 3.3 V or 2.5 V I/O logic level.

The CY7C1460AV33 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V_{DD} through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device comes up in a reset state which does not interfere with the operation of the device.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram on page 13. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (see Instruction Codes on page 17). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 14. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to enable fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM. The length of the boundary scan register for the SRAM in different packages is listed in the Scan Register Sizes table.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order on page 18 and show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions on page 17.

TAP Instruction Set

Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions described in detail are as follows.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the



instruction register through the TDI and TDO balls. To execute the instruction after it is shifted in, the TAP controller needs to be moved into the Update-IR state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a high Z state until the next command is given during the "Update IR" state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required – that is, while data captured is shifted out, the preloaded data can be shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

EXTEST

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state.

EXTEST OUTPUT BUS TRISTATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.

The boundary scan register has a special bit located at bit #89 (for 165-ball FBGA package) or bit #138 (for 209-ball FBGA package). When this scan cell, called the "extest output bus tristate," is latched into the preload register during the "Update-DR" state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output bus for drive the output bus. When LOW, this bit places the output bus into a high Z condition.


This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the "Shift-DR" state. During "Update-DR," the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the "Test-Logic-Reset" state.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




TAP Controller State Diagram





TAP Controller Block Diagram





TAP AC Switching Characteristics


Over the Operating Range

Parameter [12, 13]	Description	Min	Max	Unit
Clock				_
t _{TCYC}	TCK clock cycle time	50	-	ns
t _{TF}	TCK clock fr <mark>equ</mark> ency	-	20	MHz
t _{TH}	TCK clock HIGH time	20	-	ns
t _{TL}	TCK clock LOW time	20	-	ns
Output Times				
t _{TDOV}	TCK clock LOW to TDO valid	-	10	ns
t _{TDOX}	TCK clock LOW to TDO invalid	0	-	ns
Setup Times				
t _{TMSS}	TMS setup to TCK clock rise	5	-	ns
t _{TDIS}	TDI setup to TCK clock rise	5	-	ns
t _{CS}	Capture setup to TCK rise	5	-	ns
Hold Times				
t _{TMSH}	TMS hold after TCK clock rise	5	-	ns
t _{TDIH}	TDI hold after clock rise	5	-	ns
t _{CH}	Capture hold after clock rise	5	-	ns

3.3 V TAP AC Test Conditions

Input pulse levelsV _{SS} to 3.	3 V
Input rise and fall times1	ns
Input timing reference levels1.	5 V
Output reference levels1.	5 V
Test load termination supply voltage1.	5 V


3.3 V TAP AC Output Load Equivalent



2.5 V TAP AC Test Conditions

Input pulse levels	V _{SS} to 2.5 V
Input rise and fall time	1 ns
Input timing reference levels	1.25 V
Output reference levels	
Test load termination supply voltage	1.25 V

2.5 V TAP AC Output Load Equivalent



Notes

12. t_{CS} and t_{CH} refer to the setup and hold time requirements of latching data from the boundary scan register. 13. Test conditions are specified using the load in TAP AC test Conditions. t_R/t_F = 1 ns.



TAP DC Electrical Characteristics and Operating Conditions

(0 °C < T_A < +70 °C; V_{DD} = 3.135 V to 3.6 V unless otherwise noted)

Parameter ^[14]	Description	Test Co	nditions	Min	Max	Unit
V _{OH1}	Output HIGH voltage	I _{OH} = -4.0 mA, V _{DDQ} = 3	3.3 V	2.4	-	V
		I _{OH} = –1.0 mA, V _{DDQ} = 2	2.5 V	2.0	-	V
V _{OH2}	Output HIGH voltage	I _{OH} = –100 μA	V _{DDQ} = 3.3 V	2.9	-	V
			V _{DDQ} = 2.5 V	2.1	-	V
V _{OL1}	Output LOW voltage	I _{OL} = 8.0 mA	V _{DDQ} = 3.3 V	-	0.4	V
		I _{OL} = 1.0 mA	V _{DDQ} = 2.5 V	_	0.4	V
V _{OL2}	Output LOW voltage	I _{OL} = 100 μA	V _{DDQ} = 3.3 V	-	0.2	V
			V _{DDQ} = 2.5 V	-	0.2	V
V _{IH}	Input HIGH voltage		V _{DDQ} = 3.3 V	2.0	V _{DD} + 0.3	V
			V _{DDQ} = 2.5 V	1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW voltage		V _{DDQ} = 3.3 V	-0.3	0.8	V
			V _{DDQ} = 2.5 V	-0.3	0.7	V
I _X	Input load current	$GND \leq V_{IN} \leq V_{DDQ}$		-5	5	μA



Identification Register Definitions

Instruction Field	CY7C1460AV33 (1M × 36)	Description
Revision number (31:29)	000	Describes the version number.
Device depth (28:24) [15]	01011	Reserved for internal use
Architecture/memory type(23:18)	001000	Defines memory type and architecture
Bus width/density(17:12)	100111	Defines width and density
Cypress JEDEC ID code (11:1)	00000110100	Allows unique identification of SRAM vendor.
ID register presence indicator (0)	1	Indicates the presence of an ID register.

Scan Register Sizes

	Register Name	e		Bit Size (× 36)
Instruction				3
Bypass				1
ID				32
Boundary scan order (1	65-ball FBG <mark>A p</mark>	ackage)		89

Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to high Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.



Boundary Scan Order

165-ball FBGA [16]

CY7C1460AV33 (1M × 36)

Bit#	Ball ID	Bit#	Ba	II ID	ſ	Bit#	Bal	I ID		Bit#	Ball ID
1	N6	26	E	11	ľ	51	A	3	Ī	76	N1
2	N7	27	D	11	ľ	52	A	2	Ī	77	N2
3	10N	28	G	10	ľ	53	В	2	Ī	78	P1
4	P11	29	F	10	Ī	54	С	2	Ē	79	R1
5	P8	30	E	10	ľ	55	В	1	Ī	80	R2
6	R8	31	D	10	ľ	56	A	.1	Ī	81	P3
7	R9	32	С	11	ľ	57	С	1	Ī	82	R3
8	P9	33	A	.11	ľ	58	D	1	Ī	83	P2
9	P10	34	В	11	Ī	59	E	1	Ī	84	R4
10	R10	35	A	10	ľ	60	F	1	Ī	85	P4
11	R11	36	В	10		61	G	1	Ī	86	N5
12	H11	37	A	49		62	D	2	Ī	87	P6
13	N11	38	F	39		63	E	2	Ī	88	R6
14	M11	39	С	10	Ī	64	F	2	Ī	89	Internal
15	L11	40	F	۸8	Ī	65	G	2			
16	K11	41	E	38		66	Н	1			
17	J11	42	A	\7		67	Н	3			
18	M10	43	E	37		68	J	1			
19	L10	44	E	36		69	K	1			
20	K10	45	A	46		70	L	1			
21	J10	46	E	35		71	М	1			
22	H9	47	A	\ 5		72	J	2			
23	H10	48	A	\4		73	K	2			
24	G11	49	E	34	Ī	74	Ľ	2			
25	F11	50	E	33	ľ	75	М	2			

Note 16. Bit# 89 is preset HIGH.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature –65 $^\circ\text{C}$ to +150 $^\circ\text{C}$	
Ambient temperature with	
power applied	
Supply voltage on V_{DD} relative to GND–0.5 V to +4.6 V	
Supply voltage on V_{DDQ} relative to GND –0.5 V to +V _{DD}	
DC to outputs in tri-state0.5 V to V_{DDQ} + 0.5 V	
DC input voltage	
Current into outputs (LOW)	
Static discharge voltage	
(per MIL-STD-883, method 3015) > 2001 V	
Latch-up current > 200 mA	

Operating Range

Range	Ambient Temperature	V _{DD}	V _{DDQ}
Commercial	0 °C to +70 °C	3.3 V – 5% /	2.5 V – 5% to
Industrial	–40 °C to +85 °C	+ 10%	V _{DD}

Neutron Soft Error Immunity

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU	Logical single bit upsets	25 °C	361	394	FIT/ Mb
LMBU	Logical multi bit upsets	25 °C	0	0.01	FIT/ Mb
SEL	Single event latch-up	85 °C	0	0.1	FIT/ Dev

* No LMBU or SEL events occurred during testing; this column represents a statistical $\chi^2,95\%$ confidence limit calculation. For more details refer to Application Note AN 54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"

Electrical Characteristics

Over the Operating Range

Parameter [17, 18]	Description	Test Conditions	Min	Max	Unit
V _{DD}	Power supply voltage		3.135	3.6	V
V _{DDQ}	I/O supply voltage	for 3.3 V I/O	3.135	V _{DD}	V
		for 2.5 V I/O	2.375	2.625	V
V _{OH}	Output HIGH voltage	for 3.3 V I/O, I _{OH} = -4.0 mA	2.4	-	V
		for 2.5 V I/O, I _{OH} = –1.0 mA	2.0	-	V
V _{OL}	Output LOW voltage	for 3.3 V I/O, I _{OL} = 8.0 mA	-	0.4	V
		for 2.5 V I/O, I _{OL} = 1.0 mA	-	0.4	V
V _{IH}	Input HIGH voltage [17]	for 3.3 V I/O	2.0	V _{DD} + 0.3 V	V
		for 2.5 V I/O	1.7	V _{DD} + 0.3 V	V
V _{IL}	Input LOW voltage [17]	for 3.3 V I/O	-0.3	0.8	V
		for 2.5 V I/O	-0.3	0.7	V
I _X	Input leakage current except ZZ and MODE	$GND \le V_l \le V_{DDQ}$	-5	5	μA
	Input current of MODE	Input = V _{SS}	-30	-	μA
		Input = V _{DD}	-	5	μA
	Input current of ZZ	Input = V _{SS}	-5	-	μA
		Input = V _{DD}	-	30	μA
I _{OZ}	Output leakage current	$GND \le V_I \le V_{DDQ}$, output disabled	-5	5	μA

Notes

17. Overshoot: $V_{IL(AC)} < V_{DD} + 1.5 V$ (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL(AC)} > -2 V$ (Pulse width less than $t_{CYC}/2$). 18. $T_{power up}$: Assumes a linear ramp from 0 V to $V_{DD(Min)}$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$.



Electrical Characteristics (continued)

Over the Operating Range

Parameter ^[17, 18]	Description	Test Conditions	Min	Мах	Unit	
I _{DD}	V _{DD} operating supply	V_{DD} = Max, I_{OUT} = 0 mA, f = f _{MAX} = 1/t _{CYC}	4 ns cycle, 250 MHz	_	475	mA
			5 ns cycle, 200 MHz	_	425	mA
			6 ns cycle, 167 MHz	-	375	mA
I _{SB1}	Automatic CE power-down current – TTL inputs	$\begin{array}{l} \text{Max } V_{DD} \text{, device deselected,} \\ \text{V}_{IN} \geq \text{V}_{IH} \text{ or } \text{V}_{IN} \leq \text{V}_{IL} \text{,} \\ \text{f} = f_{MAX} = 1/t_{CYC} \end{array}$	All speed grades	_	225	mA
I _{SB2}	Automatic CE power-down current – CMOS inputs	Max V _{DD} , device deselected, V _{IN} \leq 0.3 V or V _{IN} \geq V _{DDQ} - 0.3 V, f = 0	All speed grades	-	120	mA
I _{SB3}	Automatic CE power-down current – CMOS inputs	$\begin{array}{l} \text{Max } V_{DD}, \text{ device deselected,} \\ V_{IN} \leq 0.3 \text{ V or } V_{IN} \geq V_{DDQ} - 0.3 \text{ V,} \\ f = f_{MAX} = 1/t_{CYC} \end{array}$	All speed grades	-	200	mA
I _{SB4}	Automatic CE power-down current – TTL inputs	$ \begin{array}{l} \text{Max } V_{DD}, \text{ device deselected}, \\ V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}, \\ f = 0 \end{array} $	All speed grades	-	135	mA
Capacitance						•

Capacitance


Parameter [19]	Description	Test Conditions	100-pin TQFP Max	165-ball FBGA Max	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz, V _{DD} = 2.5 V, V _{DDQ} = 2.5 V	6.5	7	pF
C _{CLK}	Clock input capacitance	$V_{DD} = 2.5 V, V_{DDQ} = 2.5 V$	3	7	pF
C _{I/O}	Input/output capacitance		5.5	6	pF
Thermal Re	sistance				

Thermal Resistance

Parameter ^[19]	Description	Test Conditions	100-pin TQFP Package	165-ball FBGA Package	Unit
Θ_{JA}		Test conditions follow standard test methods and procedures for measuring		20.8	°C/W
Θ _{JC}	Thermal resistance (junction to case)	thermal impedance, per EIA/JESD51,	2.28	3.2	°C/W



AC Test Loads and Waveforms





Switching Characteristics

Over the Operating Range

Parameter ^[20, 21]	Description	-250		-200		-167		Unit
		Min	Max	Min	Max	Min	Max	
t _{Power} ^[22]	V _{CC} (typical) to the first access read or write	1	-	1	-	1	-	ms
Clock								-
t _{CYC}	Clock cycle time	4.0	-	5.0	_	6.0	-	ns
F _{MAX}	Maximum operating frequency	-	250	-	200	-	167	MHz
t _{CH}	Clock HIGH	1.5	-	2.0	-	2.4	-	ns
t _{CL}	Clock LOW	1.5	-	2.0	-	2.4	-	ns
Output Times								
t _{CO}	Data output valid after CLK rise	-	2.6	-	3.2	-	3.4	ns
t _{EOV}	OE LOW to output valid	-	2.6	-	3.0	-	3.4	ns
t _{DOH}	Data output hold after CLK rise	1.0	-	1.5	-	1.5	-	ns
t _{CHZ}	Clock to high Z ^[23, 24, 25]	-	2.6	-	3.0	-	3.4	ns
t _{CLZ}	Clock to low Z ^[23, 24, 25]	1.0	-	1.3	-	1.5	-	ns
t _{EOHZ}	OE HIGH to output high Z ^[23, 24, 25]	-	2.6	-	3.0	-	3.4	ns
t _{EOLZ}	OE LOW to output low Z ^[23, 24, 25]	0	-	0	-	0	-	ns
Setup Times								
t _{AS}	Address setup before CLK rise	1.2	_	1.4	-	1.5	_	ns
t _{DS}	Data input setup before CLK rise	1.2	-	1.4	-	1.5	_	ns
t _{CENS}	CEN setup before CLK rise	1.2	_	1.4		1.5	_	ns
t _{WES}	$\overline{\text{WE}}$, $\overline{\text{BW}}_{x}$ setup before CLK rise	1.2	-	1.4	-	1.5	_	ns
t _{ALS}	ADV/LD setup before CLK rise	1.2	-	1.4	-	1.5	_	ns
t _{CES}	Chip select setup	1.2		1.4	-	1.5	-	ns
Hold Times								
t _{AH}	Address hold after CLK rise	0.3	-	0.4	-	0.5	-	ns
t _{DH}	Data input hold after CLK rise	0.3	-	0.4	_	0.5	-	ns
t _{CENH}	CEN hold after CLK rise	0.3	-	0.4	-	0.5	-	ns
t _{WEH}	$\overline{\text{WE}}, \overline{\text{BW}}_{x}$ hold after CLK rise	0.3	-	0.4	-	0.5	-	ns
t _{ALH}	ADV/LD hold after CLK rise	0.3	_	0.4		0.5	-	ns
t _{CEH}	Chip select hold after CLK rise	0.3	-	0.4	-	0.5	_	ns

Notes

Notes
20. Timing reference is 1.5 V when V_{DDQ} = 3.3 V and is 1.25 V when V_{DDQ} = 2.5 V.
21. Test conditions shown in (a) of Figure 3 on page 21 unless otherwise noted.
22. This part has a voltage regulator internally; tpower is the time power needs to be supplied above V_{DD(minimum)} initially, before a Read or Write operation can be initiated.
23. t_{CHZ}, t_{CLZ}, t_{EOLZ}, and t_{EOHZ} are specified with AC test conditions shown in (b) of Figure 3 on page 21. Transition is measured ± 200 mV from steady-state voltage.
24. At any voltage and temperature, t_{EOHZ} is less than t_{EOLZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.
25. This partments in acampted and net 100% totad

25. This parameter is sampled and not 100% tested.



Switching Waveforms




Figure 4. Read/Write/Timing ^[26, 27, 28]

Notes

26. For this waveform <u>ZZ</u> is tied low. 27. When CE is LOW, CE₁ is LOW, CE₂ is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH, \overline{CE}_1 is HIGH or CE₂ is LOW or \overline{CE}_3 is HIGH. 28. Order of the burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.



Switching Waveforms (continued)




Figure 5. NOP, STALL and DESELECT Cycles ^[29, 30, 31]

Notes

- 29. For this waveform ZZ is tied low.
- 30. When \overline{CE} is LOW, \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH, \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH. 31. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrated \overline{CEN} being used to create a pause. A write is not performed during this cycle.
- 32. Device must be deselected when entering ZZ mode. See cycle description table for all possible signal conditions to deselect the device.
- 33. I/Os are in high Z when exiting ZZ sleep mode.