

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# CY7C1460KV25/CY7C1462KV25 CY7C1460KVE25/CY7C1462KVE25

36-Mbit (1M × 36/2M × 18) Pipelined SRAM with NoBL™ Architecture (With ECC)

#### **Features**

- Pin-compatible and functionally equivalent to ZBT™
- Supports 250-MHz bus operations with zero wait states

  □ Available speed grades are 250 MHz, 200 MHz, and 167 MHz
- Internally self-timed output buffer control to eliminate the need to use asynchronous OE
- Fully registered (inputs and outputs) for pipelined operation
- Byte Write capability
- 2.5-V core power supply
- 2.5-V I/O power supply
- Fast clock-to-output times
  □ 2.5 ns (for 250-MHz device)
- Clock enable (CEN) pin to suspend operation
- Synchronous self-timed writes
- CY7C1460KV25, CY7C1462KV25, CY7C1460KVE25 and CY7C1462KVE25 available in JEDEC-standard Pb-free 100-pin TQFP, and Pb-free and non Pb-free 165-ball FBGA packages.
- IEEE 1149.1 JTAG-Compatible Boundary Scan
- Burst capability linear or interleaved burst order
- "ZZ" sleep mode option
- On-chip error correction code (ECC) to reduce soft error rate (SER)

### **Functional Description**

The CY7C1460KV25/CY7C1462KV25/CY7C1460KVE25/CY7C1462KVE25 are 2.5 V, 1M × 36/2M × 18 synchronous pipelined burst SRAMs with No Bus Latency™ (NoBL™) logic, respectively. They are designed to support unlimited true back-to-back read/write operations with no wait states. The CY7C1460KV25/CY7C1462KV25/CY7C1460KVE25/CY7C1462KVE25 are equipped with the advanced NoBL logic required to enable consecutive read/write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data in systems that require frequent write/read transitions. The CY7C1460KV25/CY7C1462KV25/CY7C1460KVE25/CY7C1462KVE25 are pin-compatible and functionally equivalent to ZBT devices.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. The clock input is qualified by the clock enable ( $\overline{\text{CEN}}$ ) signal, which when deasserted suspends operation and extends the previous clock cycle. Write operations are controlled by the byte write selects  $\overline{\text{BW}}_a$ – $\overline{\text{BW}}_d$  for CY7C1460KV25/CY7C1460KVE25 and  $\overline{\text{BW}}_a$ – $\overline{\text{BW}}_b$  for CY7C1462KV25/CY7C1462KVE25 and a write enable ( $\overline{\text{WE}}$ ) input. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous chip enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous output enable  $(\overline{OE})$  provide for easy bank selection and output three-state control. In order to avoid bus contention, the output drivers are synchronously three-stated during the data portion of a write sequence.


### **Selection Guide**

Description		250 MHz	200 MHz	167 MHz	Unit
Maximum access time	2.5	3.2	3.4	ns	
Maximum operating current	× 18	220	190	170	mA
	× 36	240	210	190	


Cypress Semiconductor Corporation
Document Number: 001-66679 Rev. \*I



# Logic Block Diagram - CY7C1460KV25




# Logic Block Diagram - CY7C1462KV25






# Logic Block Diagram - CY7C1460KVE25





# Logic Block Diagram - CY7C1462KVE25





# CY7C1460KV25/CY7C1462KV25 CY7C1460KVE25/CY7C1462KVE25

### **Contents**


Pin Configurations	6
Pin Definitions	8
Functional Overview	9
Single Read Accesses	9
Burst Read Accesses	9
Single Write Accesses	10
Burst Write Accesses	10
Sleep Mode	10
On-Chip ECC	
Interleaved Burst Address Table	11
Linear Burst Address Table	11
ZZ Mode Electrical Characteristics	11
Truth Table	12
Partial Write Cycle Description	13
Partial Write Cycle Description	13
IEEE 1149.1 Serial Boundary Scan (JTAG)	14
Disabling the JTAG Feature	14
Test Access Port (TAP)	
PERFORMING A TAP RESET	14
TAP REGISTERS	
TAP Instruction Set	
TAP Controller State Diagram	
TAP Controller Block Diagram	
TAP Timing	
TAP AC Switching Characteristics	
2.5 V TAP AC Test Conditions	
2.5 V TAP AC Output Load Equivalent	18
TAP DC Electrical Characteristics	
and Operating Conditions	18

Identification Register Definitions	19
Scan Register Sizes	
Identification Codes	
Boundary Scan Order	20
Maximum Ratings	
Operating Range	21
Neutron Soft Error Immunity	21
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	23
Switching Characteristics	24
Switching Waveforms	25
Ordering Information	27
Ordering Code Definitions	27
Package Diagrams	
Acronyms	30
Document Conventions	30
Units of Measure	30
Document History Page	31
Sales, Solutions, and Legal Information	32
Worldwide Sales and Design Support	32
Products	
PSoC® Solutions	
Cypress Developer Community	32
Technical Support	32



## **Pin Configurations**

Figure 1. 100-pin TQFP Pinout





# Pin Configurations (continued)

### Figure 2. 165-ball FBGA Pinout

# CY7C1460KV25/CY7C1460KVE25 (1M × 36)

	1	2	3	4	5	6	7	8	9	10	11
	1		<u> </u>	4	5	0	1	0	9	10	<b>-</b>
Α	NC/576M	Α	CE <sub>1</sub>	$\overline{BW}_c$	$\overline{BW}_b$	CE <sub>3</sub>	CEN	ADV/LD	Α	Α	NC
В	NC/1G	Α	CE2	$\overline{BW}_d$	$\overline{\text{BW}}_{\text{a}}$	CLK	WE	ŌĒ	Α	Α	NC
С	DQP <sub>c</sub>	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	DQP <sub>b</sub>
D	$DQ_c$	$DQ_c$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_b$	DQ <sub>b</sub>
Е	$DQ_c$	$DQ_c$	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_b$	DQ <sub>b</sub>
F	$DQ_c$	$DQ_c$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_b$	$DQ_b$
G	$DQ_c$	$DQ_c$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_b$	DQ <sub>b</sub>
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	$DQ_d$	$DQ_d$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	DQa
K	$DQ_d$	$DQ_d$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_a$	DQa
L	$DQ_d$	$DQ_d$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	DQa
M	$DQ_d$	$DQ_d$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQa	DQa
N	DQP <sub>d</sub>	NC	$V_{\mathrm{DDQ}}$	$V_{SS}$	NC	NC	NC	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC	DQPa
Р	NC/144M	NC/72M	Α	Α	TDI	A1	TDO	Α	Α	Α	NC/288M
R	MODE	Α	Α	Α	TMS	A0	TCK	Α	Α	Α	Α

### CY7C1462KV25/CY7C1462KVE25 (2M × 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/576M	Α	CE <sub>1</sub>	$\overline{BW}_b$	NC	CE <sub>3</sub>	CEN	ADV/LD	Α	Α	Α
В	NC/1G	Α	CE2	NC	BWa	CLK	WE	ŌĒ	Α	Α	NC
С	NC	NC	$V_{\mathrm{DDQ}}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	$V_{DDQ}$	NC	DQPa
D	NC	$DQ_b$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQa
E	NC	$DQ_b$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	NC	DQa
F	NC	$DQ_b$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	DQa
G	NC	$DQ_b$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQa
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	DQ <sub>b</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	NC
K	DQ <sub>b</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	NC
L	DQ <sub>b</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	NC
M	DQ <sub>b</sub>	NC	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	NC
N	DQP <sub>b</sub>	NC	$V_{DDQ}$	$V_{SS}$	NC	NC	NC	$V_{SS}$	$V_{DDQ}$	NC	NC
Р	NC/144M	NC/72M	Α	Α	TDI	A1	TDO	Α	Α	Α	NC/288M
R	MODE	Α	Α	Α	TMS	A0	TCK	А	Α	Α	Α



# **Pin Definitions**

Pin Name	I/O Type	Pin Description
A0, A1, A	Input-synchronous	Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK.
$\overline{BW}_a$ , $\overline{BW}_b$ , $\overline{BW}_c$ , $\overline{BW}_d$	Input-synchronous	Byte write select inputs, active LOW. Qualified with $\overline{\text{WE}}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK. $\overline{\text{BW}}_a$ controls $\overline{\text{DQ}}_a$ and $\overline{\text{DQP}}_a$ , $\overline{\text{BW}}_b$ controls $\overline{\text{DQ}}_b$ and $\overline{\text{DQP}}_b$ , $\overline{\text{BW}}_c$ controls $\overline{\text{DQ}}_c$ and $\overline{\text{DQP}}_c$ , $\overline{\text{BW}}_d$ controls $\overline{\text{DQ}}_d$ and $\overline{\text{DQP}}_d$
WE	Input-synchronous	<b>Write enable input, active LOW</b> . Sampled on the rising edge of CLK if $\overline{\text{CEN}}$ is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input-synchronous	Advance/load input used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address.
CLK	Input-clock	Clock input. Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.
CE <sub>1</sub>	Input-synchronous	Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $\overline{CE}_3$ to select/deselect the device.
CE <sub>2</sub>	Input-synchronous	Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $\overline{CE}_3$ to select/deselect the device.
CE <sub>3</sub>	Input-synchronous	<b>Chip enable 3 input</b> , <b>active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with CE <sub>1</sub> and CE <sub>2</sub> to select/deselect the device.
ŌĒ	Input-asynchronous	Output enable, active LOW. Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as <u>outputs</u> . When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state and when the device has been deselected.
CEN	Input-synchronous	Clock enable input, active LOW. When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
DQ <sub>a</sub> , DQ <sub>b</sub> , DQ <sub>c</sub> , DQ <sub>d</sub>	I/O-synchronous	<b>Bidirectional data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by $A_X$ during the previous read cycle. The direction of the pins is controlled by $\overline{OE}$ and the internal control logic. When $\overline{OE}$ is asserted LOW, the pins can behave as outputs. When HIGH, $DQ_a$ – $DQ_d$ are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{OE}$ .
DQP <sub>a</sub> , DQP <sub>b</sub> , DQP <sub>c</sub> , DQP <sub>d</sub>	I/O-synchronous	
MODE	Input strap pin	<b>Mode input</b> . Selects the burst order of the device. Tied HIGH selects the interleaved burst order. Pulled LOW selects the linear burst order. MODE should not change states during operation. When left floating MODE will default HIGH, to an interleaved burst order.
TDO	JTAG serial output synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK.

### Pin Definitions (continued)

Pin Name	I/O Type	Pin Description
TDI	JTAG serial input synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK.
TMS	Test mode select synchronous	This pin controls the Test Access Port state machine. Sampled on the rising edge of TCK.
TCK	JTAG-clock	Clock input to the JTAG circuitry.
$V_{DD}$	Power supply	Power supply inputs to the core of the device.
$V_{\rm DDQ}$	I/O power supply	Power supply for the I/O circuitry.
V <sub>SS</sub>	Ground	Ground for the device. Should be connected to ground of the system.
NC	N/A	No connects. This pin is not connected to the die.
NC/72M	N/A	Not connected to the die. Can be tied to any voltage level.
NC/144M	N/A	Not connected to the die. Can be tied to any voltage level.
NC/288M	N/A	Not connected to the die. Can be tied to any voltage level.
NC/576M	N/A	Not connected to the die. Can be tied to any voltage level.
NC/1G	N/A	Not connected to the die. Can be tied to any voltage level.
ZZ	Input-asynchronous	<b>ZZ</b> "sleep" Input. This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. During normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.

### **Functional Overview**

The CY7C1460KV25/CY7C1462KV25/CY7C1460KVE25/CY7C1462KVE25 are synchronous-pipelined burst NoBL SRAMs designed specifically to eliminate wait states during write/read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the clock enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t<sub>CO</sub>) is 2.5 ns (250-MHz device).

Accesses can be initiated by asserting all three chip enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  active at the rising edge of the clock. If clock enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a read or write operation, depending on the status of the write enable  $(\overline{WE})$ .  $\overline{BW}_{[x]}$  can be used to conduct byte write operations.

Write operations are qualified by the write enable (WE). All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous chip enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous output enable  $(\overline{OE})$  simplify depth expansion. All operations (reads, writes, and deselects) are pipelined. ADV/LD should be driven LOW once the device has been deselected in order to load a new address for the next operation.

#### Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE<sub>1</sub>, CE<sub>2</sub>, and  $\overline{\text{CE}}_3$  are all asserted active, (3) the write enable input signal

WE is deasserted HIGH, and (4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the rising edge of the next clock the requested data is allowed to propagate through the output register and onto the data bus within 2.5 ns (200-MHz device) provided OE is active LOW. After the first clock of the read access the output buffers are controlled by OE and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. During the second clock, a subsequent operation (read/write/deselect) can be initiated. Deselecting the device is also pipelined. Therefore, when the SRAM is deselected at clock rise by one of the chip enable signals, its output will tristate following the next clock rise.

#### **Burst Read Accesses**

The CY7C1460KV25/CY7C1462KV25/CY7C1460KVE25/CY7C1462KVE25 have an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in the Single Read Accesses section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and will wrap-around when incremented sufficiently. A HIGH input on ADV/LD will increment the internal burst counter regardless of the state of chip enables inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (Read or Write) is maintained throughout the burst sequence.

Page 9 of 32



# CY7C1460KV25/CY7C1462KV25 CY7C1460KVE25/CY7C1462KVE25

### Single Write Accesses

Write access are initiated when the following conditions are satisfied at clock rise: (1)  $\overline{\text{CEN}}$  is asserted LOW, (2)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , and  $\overline{\text{CE}}_3$  are all asserted active, and (3) the write signal  $\overline{\text{WE}}$  is asserted LOW. The address presented to the address inputs is loaded into the address register. The write signals are latched into the control logic block.

On the subsequent clock rise the data lines are automatically three-stated regardless of the state of the  $\overline{\text{OE}}$  input signal. This allows the external logic to present the data on DQ and DQP (DQ<sub>a,b,c,d</sub>/DQP<sub>a,b,c,d</sub> for CY7C1460KV25/CY7C1460KVE25 and DQ<sub>a,b</sub>/DQP<sub>a,b</sub> for CY7C1462KV25/CY7C1462KVE25). In addition, the address for the subsequent access (read/write/deselect) is latched into the address register (provided the appropriate control signals are asserted).

On the next clock rise the data presented to DQ and DQP  $(DQ_{a,b,c,d}/DQP_{a,b,c,d})$  for CY7C1460KV25/CY7C1460KVE25 and  $DQ_{a,b}/DQP_{a,b}$  for CY7C1462KV25/CY7C1462KVE25) (or a subset for byte write operations, see Write Cycle Description table for details) inputs is latched into the device and the write is complete.

The data written during the write operation is controlled by BW (BWa,b,c,d for CY7C1460KV25/CY7C1460KVE25 and BWa,b for CY7C1462KV25/CY7C1460KVE25) signals. The CY7C1460KV25/CY7C1462KVE25) signals. The CY7C1460KV25/CY7C1462KVE25/CY7C1460KVE25/CY7C1462KVE25 provides byte write capability that is described in the Write Cycle Description table. Asserting the write enable input (WE) with the selected byte write select (BW) input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations. Byte write capability has been included in order to greatly simplify read/modify/write sequences, which can be reduced to simple byte write operations.

Because the CY7C1460KV25/CY7C1462KV25/CY7C1460KVE25/CY7C1460KVE25/CY7C1462KVE25 are common I/O devices, data should not be driven into the device while the outputs are active. The output enable (OE) can be deasserted HIGH before presenting data to the DQ and DQP (DQ $_{a,b,c,d}$ /DQP $_{a,b,c,d}$  for CY7C1460KV25/CY7C1460KVE25 and DQ $_{a,b}$ /DQP $_{a,b}$  for CY7C1462KV25/CY7C1462KVE25) inputs. Doing so will three-state the output drivers. As a safety precaution, DQ and DQP (DQ $_{a,b,c,d}$ /DQP $_{a,b,c,d}$  for CY7C1460KV25/CY7C1460KV25/

CY7C1462KVE25) are automatically three-stated during the data portion of a write cycle, regardless of the state of OE.

#### **Burst Write Accesses**

The CY7C1460KV25/CY7C1462KV25/CY7C1460KVE25/CY7C1462KVE25 have an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four WRITE operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Accesses section above. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables (CE1, CE2, and CE3) and WE inputs are ignored and the burst counter is incremented. The correct  $\overline{BW}$  ( $\overline{BW}_{a,b,c,d}$  for CY7C1460KV25/CY7C1460KVE25 and  $\overline{BW}_{a,b}$  for CY7C1462KV25/CY7C1462KVE25) inputs must be driven in each cycle of the burst write in order to write the correct bytes of data.

### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , and  $\overline{\text{CE}}_3$ , must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

#### On-Chip ECC

CY7C1460KVE25/CY7C1462KVE25 SRAMs include an on-chip ECC algorithm that detects and corrects all single-bit memory errors, including Soft Error Upset (SEU) events induced by cosmic rays, alpha particles etc. The resulting Soft Error Rate (SER) of these devices is anticipated to be <0.01 FITs/Mb a 4-order-of-magnitude improvement over comparable SRAMs with no On-Chip ECC, which typically have an SER of 200 FITs/Mb or more. To protect the internal data, ECC parity bits (invisible to the user) are used.

The ECC algorithm does not correct multi-bit errors. However, Cypress SRAMs are architected in such a way that a single SER event has a very low probability of causing a multi-bit error across any data word. The extreme rarity of multi-bit errors results in a SER of <0.01 FITs/Mb.

### **Interleaved Burst Address Table**

(MODE = Floating or  $V_{DD}$ )

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

### **Linear Burst Address Table**

(MODE = GND)

First Address A1, A0	Second Third Address A1, A0 A1, A0		Fourth Address A1, A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
$I_{DDZZ}$	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	75	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ ≤ 0.2 V	2t <sub>CYC</sub>	_	ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled	_	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0	_	ns



### **Truth Table**

The Truth Table for CY7C1460KV25/CY7C1462KV25/CY7C1460KVE25/CY7C1462KVE25 is as follows [1, 2, 3, 4, 5, 6, 7].

Operation	Address Used	CE	ZZ	ADV/LD	WE	$\overline{\mathrm{BW}}_{\mathrm{x}}$	OE	CEN	CLK	DQ
Deselect cycle	None	Н	L	L	Χ	Х	Χ	L	L–H	Tristate
Continue deselect cycle	None	Χ	L	Н	Χ	Х	Χ	L	L–H	Tristate
Read cycle (begin burst)	External	L	L	L	Н	Х	L	L	L–H	Data out (Q)
Read cycle (continue burst)	Next	Χ	L	Н	Χ	Х	L	L	L–H	Data out (Q)
NOP/dummy read (begin burst)	External	L	L	L	Н	Х	Н	L	L–H	Tristate
Dummy read (continue burst)	Next	Χ	L	Н	Χ	Х	Н	L	L–H	Tristate
Write cycle (begin burst)	External	L	L	L	L	L	Χ	L	L–H	Data in (D)
Write cycle (continue burst)	Next	Χ	L	Н	Χ	L	Χ	L	L–H	Data in (D)
NOP/WRITE ABORT (begin burst)	None	L	L	L	L	Н	Χ	L	L–H	Tristate
WRITE ABORT (continue burst)	Next	Χ	L	Н	Χ	Н	Χ	L	L–H	Tristate
IGNORE CLOCK EDGE (stall)	Current	Χ	L	Х	Χ	Х	Χ	Н	L–H	_
Sleep MODE	None	Χ	Η	Х	Χ	Х	Χ	Х	Х	Tristate

#### Notes

- Notes

  1. X = "Don't Care", H = Logic HIGH, L = Logic LOW,  $\overline{CE}$  stands for all chip enables active.  $\overline{BWx}$  = L signifies at least one byte write select is active,  $\overline{BWx}$  = valid signifies that the desired byte write select search, see Write Cycle Description table for details.

  2. Write is defined by  $\overline{WE}$  and  $\overline{BWx}$ . See Write Cycle Description table for details.

  3. When a write cycle is detected, all I/Os are tristated, even during byte writes.

  4. The DQ and DQP pins are controlled by the current cycle and the  $\overline{OE}$  signal.

  5.  $\overline{CEN}$  = H inserts wait states.

- OEVICE will power-up deselected and the I/Os in a tristate condition, regardless of OE.
   OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQ<sub>s</sub> and DQP<sub>X</sub> = Three-state when OE is inactive or when the device is deselected, and DQ<sub>s</sub>=data when OE is active.

Document Number: 001-66679 Rev. \*I



# **Partial Write Cycle Description**

The Partial Write Cycle Description for CY7C1460KV25/CY7C1460KVE25 is as follows [8, 9, 10, 11].

Function (CY7C1460KV25/CY7C1460KVE25)	WE	BW <sub>d</sub>	BW <sub>c</sub>	BW <sub>b</sub>	BWa
Read	Н	Х	Х	Х	Х
Write – no bytes written	L	Н	Н	Н	Н
Write byte a – (DQ <sub>a</sub> and DQP <sub>a</sub> )	L	Н	Н	Н	L
Write byte b – (DQ <sub>b</sub> and DQP <sub>b</sub> )	L	Н	Н	L	Н
Write bytes b, a	L	Н	Н	L	L
Write byte c – (DQ <sub>c</sub> and DQP <sub>c</sub> )	L	Н	L	Н	Н
Write bytes c, a	L	Н	L	Н	L
Write bytes c, b	L	Н	LL	L	Н
Write bytes c, b, a	L	Н	L	L	L
Write byte d – (DQ <sub>d</sub> and DQP <sub>d</sub> )	L	L	Н	Н	Н
Write bytes d, a	L	L	Н	Н	L
Write bytes d, b	L	L	Н	L	Н
Write bytes d, b, a	L	L	Н	L	L
Write bytes d, c	L	L	L	Н	Н
Write bytes d, c, a	L	L	L	Н	L
Write bytes d, c, b	L	L	L	L	Н
Write all bytes	L	L	L	L	L

# **Partial Write Cycle Description**

The Partial Write Cycle Description for CY7C1462KV25/CY7C1462KVE25 is as follows [8, 9, 10, 11].

Function (CY7C1462KV25/CY7C1462KVE25)	WE	BW <sub>b</sub>	BW <sub>a</sub>
Read	Н	X	X
Write – no bytes written	L	Н	Н
Write byte a – (DQ <sub>a</sub> and DQP <sub>a</sub> )	L	Н	L
Write byte b – (DQ <sub>b</sub> and DQP <sub>b</sub> )	L	L	Н
Write both bytes	L	L	L

<sup>8.</sup> X = "Don't Care", H = Logic HIGH, L = Logic LOW,  $\overline{\text{CE}}$  stands for all chip enables active.  $\overline{\text{BWx}}$  = L signifies at least one byte write select is active,  $\overline{\text{BWx}}$  = valid signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.

9. Write is defined by  $\overline{\text{WE}}$  and  $\overline{\text{BWx}}$ . See Write Cycle Description table for details.

 <sup>10.</sup> When a write cycle is detected, all I/Os are tristated, even during byte writes.
 11. Table only lists a partial listing of the byte write combinations. Any combination of BW<sub>X</sub> is valid. Appropriate write will be done based on which byte write is active.



# CY7C1460KV25/CY7C1462KV25 CY7C1460KVE25/CY7C1462KVE25

# IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1460KV25/CY7C1462KV25/CY7C1460KVE25/CY7C1462KVE25 incorporates a serial boundary scan test access port (TAP). This part is fully compliant with 1149.1. The TAP operates using JEDEC-standard 2.5 V I/O logic level.

The CY7C1460KV25/CY7C1462KV25/CY7C1460KVE25/CY7C1462KVE25 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

### Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW(Vss) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to VDD through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

### Test Access Port (TAP)

### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register (see TAP Controller Block Diagram on page 16).

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register (see TAP Controller State Diagram on page 16).

### Performing a TAP Reset

A RESET is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

### **TAP Registers**

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 16. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM. The length of the Boundary Scan Register for the SRAM in different packages is listed in the Scan Register Sizes on page 19.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order on page 20 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions on page 19.



# CY7C1460KV25/CY7C1462KV25 CY7C1460KVE25/CY7C1462KVE25

### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### **IDCODE**

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a high Z state until the next command is given during the "Update IR" state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1-mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the clock captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required – that is, while data captured is shifted out, the preloaded data can be shifted in.

#### **BYPASS**

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### **EXTEST**

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state.

#### EXTEST Output Bus Tristate

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.

The boundary scan register has a special bit located at bit #89 (for 165-ball FBGA package). When this scan cell, called the "extest output bus tristate," is latched into the preload register during the "Update-DR" state in the TAP controller, it will directly control the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it will enable the output buffers to drive the output bus. When LOW, this bit will place the output bus into a high Z condition.


This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the "Shift-DR" state. During "Update-DR," the value loaded into that shift-register cell will latch into the preload register. When the EXTEST instruction is entered, this bit will directly control the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the "Test-Logic-Reset" state.

#### Reserved


These instructions are not implemented but are reserved for future use. Do not use these instructions.



# **TAP Controller State Diagram**




# **TAP Controller Block Diagram**



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

# **TAP Timing**





# **TAP AC Switching Characteristics**

Over the Operating Range

Parameter [12, 13]	Description	Min	Max	Unit
Clock				
t <sub>TCYC</sub>	TCK clock cycle time	50	_	ns
t <sub>TF</sub>	TCK clock frequency	_	20	MHz
t <sub>TH</sub>	TCK clock HIGH time	20	-	ns
t <sub>TL</sub>	TCK clock LOW time	20	-	ns
Output Times				
t <sub>TDOV</sub>	TCK clock LOW to TDO valid	-	10	ns
t <sub>TDOX</sub>	TCK clock LOW to TDO invalid	0	-	ns
Set-up Times				
t <sub>TMSS</sub>	TMS set-up to TCK clock rise	5	_	ns
t <sub>TDIS</sub>	TDI set-up to TCK clock rise	5	-	ns
t <sub>CS</sub>	Capture set-up to TCK rise	5	_	ns
Hold Times				
t <sub>TMSH</sub>	TMS hold after TCK clock rise	5	_	ns
t <sub>TDIH</sub>	TDI hold after clock rise	5	-	ns
t <sub>CH</sub>	Capture hold after clock rise	5	-	ns

#### Notes


<sup>12.</sup>  $t_{CS}$  and  $t_{CH}$  refer to the set-up and hold time requirements of latching data from the boundary scan register. 13. Test conditions are specified using the load in TAP AC test Conditions.  $t_R/t_F = 2$  V/ns (Slew Rate).



# 2.5 V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 2.5 V
Input rise and fall times (Slew Rate)	2 V/ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V

# 2.5 V TAP AC Output Load Equivalent



# **TAP DC Electrical Characteristics and Operating Conditions**

(0 °C < T<sub>A</sub> < +70 °C;  $V_{DD}$  = 2.5 V  $\pm$  0.125 V unless otherwise noted)<sup>[14]</sup>

Parameter	Description	Test Conditions		Min	Max	Unit
V <sub>OH1</sub>	Output HIGH voltage	$I_{OH} = -1.0 \text{ mA}$	V <sub>DDQ</sub> = 2.5 V	1.7	-	V
V <sub>OH2</sub>	Output HIGH voltage	I <sub>OH</sub> = –100 μA	V <sub>DDQ</sub> = 2.5 V	2.1	-	V
V <sub>OL1</sub>	Output LOW voltage	I <sub>OL</sub> = 1.0 mA	V <sub>DDQ</sub> = 2.5 V	_	0.4	V
V <sub>OL2</sub>	Output LOW voltage	I <sub>OL</sub> = 100 μA	V <sub>DDQ</sub> = 2.5 V	_	0.2	V
V <sub>IH</sub>	Input HIGH voltage	_	V <sub>DDQ</sub> = 2.5 V	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage	_	V <sub>DDQ</sub> = 2.5 V	-0.3	0.7	V
I <sub>X</sub>	Input load current	$GND \leq V_I \leq V_{DDQ}$	_	-5	5	μА

<sup>14.</sup> All voltages referenced to  $V_{SS}$  (GND).



# **Identification Register Definitions**

Instruction Field	CY7C1460KV25/ CY7C1460KVE25 (1M × 36)	CY7C1462KV25/ CY7C1462KVE25 (2M × 18)	Description
Revision number (31:29)	000	000	Describes the version number
Device depth (28:24)	01011	01011	Reserved for internal use
Architecture/memory type(23:18)	001000	001000	Defines memory type and architecture
Bus width/density(17:12)	100111	010111	Defines width and density
Cypress JEDEC ID code (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor
ID register presence indicator (0)	1	1	Indicates the presence of an ID register

# **Scan Register Sizes**

Register Name	Bit Size (× 36)	Bit Size (× 18)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary scan order (165-ball FBGA package)	89	89

# **Identification Codes**

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to high Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.



# **Boundary Scan Order**

165-ball FBGA<sup>[15]</sup>

### CY7C1460KV25/CY7C1460KVE25 (1M × 36), CY7C1462KV25/CY7C1462KVE25 (2M × 18)

Bit#	Ball ID
1	N6
2	N7
3	N10
4	P11
5	P8
6	R8
7	R9
8	P9
9	P10
10	R10
11	R11
12	H11
13	N11
14	M11
15	L11
16	K11
17	J11
18	M10
19	L10
20	K10
21	J10
22	H9
23	H10
24	G11
25	F11

25 (1M × 36), C	Y/C1462KV2
Bit#	Ball ID
26	E11
27	D11
28	G10
29	F10
30	E10
31	D10
32	C11
33	A11
34	B11
35	A10
36	B10
37	A9
38	В9
39	C10
40	A8
41	B8
42	A7
43	В7
44	В6
45	A6
46	B5
47	A5
48	A4
49	B4
50	В3

Bit#	Ball ID
51	A3
52	A2
53	B2
54	C2
55	B1
56	A1
57	C1
58	D1
59	E1
60	F1
61	G1
62	D2
63	E2
64	F2
65	G2
66	H1
67	H3
68	J1
69	K1
70	L1
71	M1
72	J2
73	K2
74	L2
75	M2

Bit#	Ball ID
76	N1
77	N2
78	P1
79	R1
80	R2
81	P3
82	R3
83	P2
84	R4
85	P4
86	N5
87	P6
88	R6
89	Internal

15. Bit# 89 is preset HIGH.



# **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. User guidelines are not tested.

device. See gaidemies are not tested.
Storage temperature65 °C to +150 °C
Ambient temperature with power applied55 °C to +125 °C
Supply voltage on $V_{DD}$ relative to GND–0.5 V to +3.6 V
Supply voltage on $V_{DDQ}$ relative to GND $-0.5~V$ to $+V_{DD}$
DC to outputs in tristate0.5 V to $V_{DDQ}$ + 0.5 V
DC input voltage–0.5 V to $V_{DD}$ + 0.5 V
Current into outputs (LOW)20 mA
Static discharge voltage (per MIL-STD-883, method 3015)
Latch-up current > 200 mA

# **Operating Range**

	Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>	
1	Commercial	0 °C to +70 °C	2.5 V <u>+</u> 5%	2.5 V – 5% to	
	Industrial	–40 °C to +85 °C		$V_{DD}$	

# **Neutron Soft Error Immunity**

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU (Device without ECC)	Logical Single-Bit Upsets	25 °C	<5	5	FIT/ Mb
LSBU (Device with ECC)			0	0.01	FIT/ Mb
LMBU (All Devices)	Logical Multi-Bit Upsets	25 °C	0	0.01	FIT/ Mb
SEL (All Devices)	Single Event Latch up	85 °C	0	0.1	FIT/ Dev

<sup>\*</sup> No LMBU or SEL events occurred during testing; this column represents a statistical  $\chi^2$ , 95% confidence limit calculation. For more details refer to Application Note AN54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates".

### **Electrical Characteristics**

Over the Operating Range

Parameter [16, 17]	Description	Test Conditions	Min	Max	Unit
$V_{DD}$	Power supply voltage	-	2.375	2.625	V
$V_{\mathrm{DDQ}}$	I/O supply voltage	for 2.5 V I/O	2.375	$V_{DD}$	V
V <sub>OH</sub>	Output HIGH voltage	for 2.5 V I/O, I <sub>OH</sub> = -1.0 mA	2.0	_	V
V <sub>OL</sub>	Output LOW voltage	for 2.5 V I/O, I <sub>OL</sub> = 1.0 mA	_	0.4	V
V <sub>IH</sub>	Input HIGH voltage <sup>[16]</sup>	for 2.5 V I/O	1.7	V <sub>DD</sub> + 0.3 V	V
V <sub>IL</sub>	Input LOW voltage <sup>[16]</sup>	for 2.5 V I/O	-0.3	0.7	V
I <sub>X</sub>	Input leakage current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$	-5	5	μΑ
	Input current of MODE	Input = V <sub>SS</sub>	-30	_	μΑ
		Input = V <sub>DD</sub>	-	5	μΑ
	Input current of ZZ	Input = V <sub>SS</sub>	-5	_	μΑ
		Input = V <sub>DD</sub>	-	30	μΑ
I <sub>OZ</sub>	Output leakage current	$GND \le V_I \le V_{DDQ_i}$ output disabled	-5	5	μΑ

<sup>16.</sup> Overshoot:  $V_{IH}(AC) < V_{DD} + 1.5 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL}(AC) > -2 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ). 17.  $T_{Power-up}$ : Assumes a linear ramp from 0 V to  $V_{DD}$  (min) within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



# **Electrical Characteristics** (continued)

Over the Operating Range

Parameter [16, 17]	Description	Test Cor	nditions		Min	Max	Unit
I <sub>DD</sub>	$V_{DD}$ operating supply $V_{DD} = Max$ , $I_{OUT} = 0 \text{ mA}$ , $f = f_{MAX} = 1/t_{CY}$		4-ns cycle, 250 MHz	× 18	_	220	mA
		$f = f_{MAX} = 1/t_{CYC}$	250 IVIH2	× 36	_	240	
			5-ns cycle,	× 18	_	190	mA
			200 MHz	× 36	_	210	
			6-ns cycle,	× 18	_	170	mA
			167 MHz	× 36	_	190	
I <sub>SB1</sub>	Automatic CE power-down	Max V <sub>DD</sub> ,	4-ns cycle,	× 18	-	85	mA
	current – TTL inputs	device deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ ,	250 MHz	× 36	-	90	
	$f = f_{MAX} = 1/t_{CYC}$	$f = f_{MAX} = 1/t_{CYC}$	5-ns cycle, 200 MHz	× 18	-	85	mA
				× 36	-	90	
		6-ns cycle, 167 MHz	× 18	-	85	mA	
			× 36	_	90		
I <sub>SB2</sub>	$\begin{array}{ll} \text{Automatic CE power-down} \\ \text{current} - \text{CMOS inputs} \\ \end{array} & \begin{array}{ll} \text{Max V}_{DD}, \\ \text{device deselected,} \\ \text{V}_{IN} \leq 0.3 \text{ V or} \\ \text{V}_{IN} \geq \text{V}_{DDQ} - 0.3 \text{ V,} \\ \text{f} = 0 \end{array}$		All speeds	× 18	_	75	mA
		$V_{IN} \le 0.3 \text{ V or}$ $V_{IN} \ge V_{DDQ} - 0.3 \text{ V},$		× 36		80	
I <sub>SB3</sub>	Automatic CE power-down current – CMOS inputs		4-ns cycle, 250 MHz	× 18	_	85	mA
				× 36		90	1
		$V_{IN} \ge V_{DDQ} - 0.3 V$	5-ns cycle,	× 18	_	85	mA
		$f = f_{MAX} = 1/t_{CYC}$	200 MHz	× 36		90	
			6-ns cycle,	× 18	_	85	mA
			167 MHz	× 36		90	
I <sub>SB4</sub>	Automatic CE power-down	Max V <sub>DD</sub> ,	All speed	× 18	_	75	mA
	current – TTL inputs		grades	× 36	-	80	mA



# Capacitance


Parameter [18]	Description	Test Conditions	100-pin TQFP Max	165-ball FBGA Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz,	5	5	pF
C <sub>CLK</sub>	Clock input capacitance	$V_{DD}$ = 2.5 V $V_{DDQ}$ = 2.5 V	5	5	pF
C <sub>I/O</sub>	Input/output capacitance		5	5	pF

### **Thermal Resistance**

Parameter [18]	Description	Test Co	onditions	100-pin TQFP Package	165-ball FBGA Package	Unit
$\Theta_{JA}$	Thermal resistance		With Still Air (0 m/s)	35.36	14.24	°C/W
		· ·	With Air Flow (1 m/s)	31.30	12.47	°C/W
			With Air Flow (3 m/s)		11.40	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	measuring thermal impedance, per EIA/JESD51.	_	7.52	3.92	°C/W
$\Theta_{JB}$	Thermal resistance (junction to board)			28.89	7.19	°C/W

### **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms



#### Note

<sup>18.</sup> Tested initially and after any design or process change that may affect these parameters.



# **Switching Characteristics**

Over the Operating Range

Parameter [19, 20]	)]	-250		-200		-167		
Parameter [10, 20]	Description	Min Max		Min	Max	Min	Max	Unit
t <sub>Power</sub> <sup>[21]</sup>	V <sub>CC</sub> (typical) to the first access read or write	1	_	1	_	1	_	ms
Clock			•	•	•	•	•	•
t <sub>CYC</sub>	Clock cycle time	4.0	_	5.0	_	6.0	_	ns
F <sub>MAX</sub>	Maximum operating frequency	_	250	_	200	_	167	MHz
t <sub>CH</sub>	Clock HIGH	1.5	_	2.0	_	2.4	_	ns
t <sub>CL</sub>	Clock LOW	1.5	_	2.0	_	2.4	_	ns
Output Times								
t <sub>CO</sub>	Data output valid after CLK rise	_	2.5	-	3.2	_	3.4	ns
t <sub>EOV</sub>	OE LOW to output valid	_	2.6	-	3.0	_	3.4	ns
t <sub>DOH</sub>	Data output hold after CLK rise	1.0	_	1.5	_	1.5	_	ns
t <sub>CHZ</sub>	Clock to high Z <sup>[22, 23, 24]</sup>	_	2.6	_	3.0	_	3.4	ns
t <sub>CLZ</sub>	Clock to low Z <sup>[22, 23, 24]</sup>	1.0	_	1.3	_	1.5	_	ns
t <sub>EOHZ</sub>	OE HIGH to output high Z <sup>[22, 23, 24]</sup>	_	2.6	_	3.0	_	3.4	ns
t <sub>EOLZ</sub>	OE LOW to output low Z <sup>[22, 23, 24]</sup>	0	_	0	_	0	_	ns
Set-up Times								•
t <sub>AS</sub>	Address set-up before CLK rise	1.2	_	1.4	_	1.5	_	ns
t <sub>DS</sub>	Data input set-up before CLK rise	1.2	_	1.4	_	1.5	_	ns
t <sub>CENS</sub>	CEN set-up before CLK rise	1.2	_	1.4	_	1.5	_	ns
t <sub>WES</sub>	WE, BW <sub>x</sub> set-up before CLK rise	1.2	_	1.4	_	1.5	_	ns
t <sub>ALS</sub>	ADV/LD set-up before CLK rise	1.2	_	1.4	_	1.5	_	ns
t <sub>CES</sub>	Chip select set-up	1.2	_	1.4	_	1.5	_	ns
Hold Times								
t <sub>AH</sub>	Address hold after CLK rise	0.3	_	0.4	_	0.5	_	ns
t <sub>DH</sub>	Data input hold after CLK rise	0.3	_	0.4	_	0.5	_	ns
t <sub>CENH</sub>	CEN hold after CLK rise	0.3	_	0.4	_	0.5	_	ns
t <sub>WEH</sub>	WE, BW <sub>x</sub> hold after CLK rise	0.3	_	0.4	_	0.5	_	ns
t <sub>ALH</sub>	ADV/LD hold after CLK rise	0.3	_	0.4	_	0.5	_	ns
t <sub>CEH</sub>	Chip select hold after CLK rise	0.3	_	0.4	_	0.5	_	ns

<sup>19.</sup> Timing reference is 1.25 V when  $V_{\rm DDQ}$  = 2.5 V. 20. Test conditions shown in (a) of AC Test Loads unless otherwise noted.

 <sup>21.</sup> This part has a voltage regulator internally; t<sub>power</sub> is the time power needs to be supplied above V<sub>DD</sub> minimum initially, before a read or write operation can be initiated.
 22. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>CLZ</sub>, and t<sub>CHZ</sub> are specified with AC test conditions shown in (b) of Figure 3 on page 23. Transition is measured ± 200 mV from steady-state voltage.
 23. At any given voltage and temperature, t<sub>EOHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.

<sup>24.</sup> This parameter is sampled and not 100% tested.



## **Switching Waveforms**







Figure 5. NOP, STALL and DESELECT Cycles [25, 26, 28]



#### Notes

- 25. For this waveform  $\overline{ZZ}$  is tied low.
  26. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH.
  27. Order of the burst sequence is determined by the status of the MODE (0=Linear, 1=Interleaved). Burst operations are optional.
- 28. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrated CEN being used to create a pause. A write is not performed during this cycle.