# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





#### CY7C199D

## 256-Kbit (32 K × 8) Static RAM

#### Features

- Temperature range □ -40 °C to 85 °C
- Pin and function compatible with CY7C199C
- High speed □ t<sub>AA</sub> = 10 ns
- Low active power
- □ I<sub>CC</sub> = 80 mA at 10 ns
- Low CMOS standby power □ I<sub>SB2</sub> = 3 mA
- 2.0 V data retention
- Automatic power-down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed/power
- Transistor-transistor logic (TTL) compatible inputs and outputs
- Easy memory expansion with CE and OE features
- Available in Pb-free 28-pin 300-Mil-wide molded small outline J-lead package (SOJ) and 28-pin thin small outline package (TSOP) I packages

#### Logic Block Diagram

#### **Functional Description**


The CY7C199D is a high performance CMOS static RAM organized as 32,768 words by 8-bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{CE}$ ), an active LOW output enable ( $\overline{OE}$ ) and tri-state drivers. This device has an automatic power-down feature, reducing the power consumption when deselected. The input and output pins ( $I/O_0$  through  $I/O_7$ ) are placed in a high impedance state when the device is deselected ( $\overline{CE}$  HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), or during a write operation ( $\overline{CE}$  LOW and WE LOW).

<u>Write</u> to the device by taking chip enable  $(\overline{CE})$  and write enable  $(\overline{WE})$  inputs LOW. Data on the eight I/O pins  $(I/O_0 \text{ through } I/O_7)$  is then written into the location specified on the address pins  $(A_0 \text{ through } A_{14})$ .

Read from the device by taking chip enable  $(\overline{CE})$  and output enable  $(\overline{OE})$  LOW while forcing write enable  $(\overline{WE})$  HIGH. Under these conditions, the contents of the memory location specified by the address pins appears on the I/O pins.

The CY7C199D device is suitable for interfacing with processors that have TTL I/P levels. It is not suitable for processors that require CMOS I/P levels. Please see Electrical Characteristics on page 4 for more details and suggested alternatives.

For a complete list of related documentation, click here.





### CY7C199D

#### Contents

Pin Configurations	3
Selection Guide	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	
Capacitance	5
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	10
Ordering Code Definitions	
Package Diagrams	11
Acronyms	13
Document Conventions	13
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	15
Worldwide Sales and Design Support	15
Products	15
PSoC® Solutions	15
Cypress Developer Community	15
Technical Support	



#### **Pin Configurations**

Figure 1. 28-pin SOJ pinout (Top View)

A <sub>5</sub> A <sub>6</sub> A <sub>7</sub> A <sub>8</sub> A <sub>9</sub> A <sub>10</sub> A <sub>11</sub>	0 1 2 3 4 5 6 7	28 27 26 25 24 23 22	$\begin{array}{c} V_{CC} \\ WE \\ A_4 \\ A_3 \\ A_2 \\ A_1 \\ OE \\ OE \end{array}$
A <sub>12</sub>	8	21	$\begin{array}{c} A_0 \\ \hline CE \\ 1/O_7 \\ 1/O_6 \\ 1/O_5 \\ 1/O_4 \\ 1/O_3 \end{array}$
A <sub>13</sub>	9	20	
A <sub>14</sub>	10	19	
I/O <sub>0</sub>	11	18	
I/O <sub>1</sub>	12	17	
I/O <sub>2</sub>	13	16	
GND	14	15	

#### Figure 2. 28-pin TSOP I pinout (Top View)

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	TSOP I Top View (not to scale)	21    A <sub>0</sub> 20    CE 19    VO7 18    VO6 17    VO5 16    VO4 15    VO3 14    GND 13    VO2 12    VO1 11    VO0 10    A <sub>14</sub> 9    A <sub>13</sub> 8    A <sub>12</sub>
--	--------------------------------------	--

#### **Selection Guide**

Description	-10 (Industrial)	Unit
Maximum access time	10	ns
Maximum operating current	80	mA
Maximum CMOS standby current	3	mA



#### **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied
Supply voltage on $V_{CC}$ to relative GND $^{[1]}$ 0.5 V to +6.0 V
DC voltage applied to outputs in high Z State $^{[1]}$ 0.5 V to V_{CC} + 0.5 V

DC input voltage <sup>[1]</sup> 0.5 V to V <sub>CC</sub>	<sub>C</sub> + 0.5 V
Output current into outputs (LOW)	20 mA
Static discharge voltage (per MIL-STD-883, method 3015)	• 2,001 V
Latch-up current>	• 140 mA

#### **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>	Speed
Industrial	–40 °C to +85 °C	$5~V\pm0.5~V$	10 ns

#### Over the operating range

**Electrical Characteristics** 

Demonster	Description	Test Osnelitions		CY7C199D-10		11
Parameter	Description	Test Conditions		Min	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	I <sub>OH</sub> = -4.0 mA		2.4	_	V
		I <sub>OH</sub> = -0.1mA		_	3.4 <sup>[2]</sup>	
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 8.0 mA		_	0.4	V
V <sub>IH</sub>	Input HIGH voltage [1]			2.2	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW voltage [1]			-0.5	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \leq V_I \leq V_{CC}$		-1	+1	μA
I <sub>OZ</sub>	Output leakage current	GND $\leq$ V <sub>O</sub> $\leq$ V <sub>CC</sub> , output disabled		-1	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$V_{CC} = V_{CC(max)}$ , $I_{OUT} = 0$ mA, f = f <sub>max</sub> = 1/t <sub>RC</sub>	100 MHz	_	80	mA
			83 MHz	_	72	mA
			66 MHz	_	58	mA
			40 MHz	_	37	mA
I <sub>SB1</sub>	Automatic CE power-down current – TTL Inputs	$ \begin{array}{l} V_{CC} = V_{CC(max)}, \ \overline{CE} \geq V_{IH}, \\ V_{IN} \geq V_{IH} \ or \ V_{IN} \leq V_{IL}, \ f = f_{max} \end{array} $		_	10	mA
I <sub>SB2</sub>	Automatic CE power-down current – CMOS Inputs	$\label{eq:V_CC} \begin{array}{ c c c } \hline V_{CC} = V_{CC(max)}, \ \overline{CE} \geq V_{CC} - 0.3 \ V, \\ \hline V_{IN} \geq V_{CC} - 0.3 \ V \ or \ V_{IN} \leq 0.3 \ V, \ f = \end{array}$	0	-	3	mA

Note

- V<sub>IL(min)</sub> = -2.0 V and V<sub>IH(max)</sub> = V<sub>CC</sub> + 1 V for pulse durations of less than 5 ns.
   Please note that the maximum V<sub>OH</sub> limit does not exceed minimum CMOS V<sub>IH</sub> of 3.5 V. If you are interfacing this SRAM with 5 V legacy processors that require a minimum V<sub>IH</sub> of 3.5 V, please refer to Application Note AN6081 for technical details and options you may consider.



#### Capacitance


Parameter <sup>[3]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = 5.0 V	8	pF
C <sub>OUT</sub>	Output capacitance		8	pF

#### **Thermal Resistance**

Parameter <sup>[3]</sup>	Description	Test Conditions	28-pin SOJ	28-pin TSOP I	Unit
$\Theta_{JA}$		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	59.16	54.65	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)		40.84	21.49	°C/W

#### AC Test Loads and Waveforms





INCLUDING JIG AND SCOPE

(C)

#### Notes

- 3. Tested initially and after any design or process changes that may affect these parameters.
- 4. AC characteristics (except high Z) are tested using the load conditions shown in Figure 3 (a). High Z characteristics are tested for all speeds using the test load shown in Figure 3 (c).




#### **Data Retention Characteristics**

Over the operating range

Parameter	Description	Conditions	Min	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention		2.0	Ι	V
I <sub>CCDR</sub>	Data retention current	$V_{CC} = V_{DR} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.3 \text{ V}, \\ V_{IN} \ge V_{CC} - 0.3 \text{ V} \text{ or } V_{IN} \le 0.3 \text{ V}$	-	3	mA
t <sub>CDR</sub> <sup>[5]</sup>	Chip deselect to data retention time		0	_	ns
t <sub>R</sub> <sup>[6]</sup>	Operation recovery time		15	-	ns

#### **Data Retention Waveform**



Notes
5. Tested initially and after any design or process changes that may affect these parameters.
6. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 50 µs or stable at V<sub>CC(min)</sub> ≥ 50 µs.



#### **Switching Characteristics**

Over the operating range


Parameter [7]	Description		CY7C199D-10	
Parameter			Max	Unit
Read Cycle		·		
t <sub>power</sub> <sup>[8]</sup>	V <sub>CC(typical)</sub> to the first access	100	-	μS
t <sub>RC</sub>	Read cycle time	10	-	ns
t <sub>AA</sub>	Address to data valid	-	10	ns
t <sub>OHA</sub>	Data hold from address change	3	-	ns
t <sub>ACE</sub>	CE LOW to data valid	-	10	ns
t <sub>DOE</sub>	OE LOW to data valid	-	5	ns
t <sub>LZOE</sub> <sup>[9]</sup>	OE LOW to low Z	0	-	ns
t <sub>HZOE</sub> <sup>[9, 10]</sup>	OE HIGH to high Z	-	5	ns
t <sub>LZCE</sub> <sup>[9]</sup>	CE LOW to low Z	3	-	ns
t <sub>HZCE</sub> <sup>[9, 10]</sup>	CE HIGH to high Z	-	5	ns
t <sub>PU</sub> <sup>[11]</sup>	CE LOW to power-up	0	-	ns
t <sub>PD</sub> <sup>[11]</sup>	CE HIGH to power-down	-	10	ns
Write Cycle [12]	, 13]			
t <sub>WC</sub>	Write cycle time	10	-	ns
t <sub>SCE</sub>	CE LOW to write end	7	-	ns
t <sub>AW</sub>	Address setup to write end	7	-	ns
t <sub>HA</sub>	Address hold from write end	0	-	ns
t <sub>SA</sub>	Address setup to write start		-	ns
t <sub>PWE</sub>	WE pulse width		-	ns
t <sub>SD</sub>	Data setup to write end		_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>HZWE</sub> <sup>[9]</sup>	WE LOW to high Z	-	5	ns
t <sub>LZWE</sub> <sup>[9, 10]</sup>	WE HIGH to low Z	3	_	ns

Notes

Notes
7. Test conditions assume signal transition time of 3 ns or less for all speeds, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified l<sub>OL</sub>/l<sub>OH</sub> and 30-pF load capacitance.
8. t<sub>POWER</sub> gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access can be performed.
9. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
10. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of Figure 3 on page 5. Transition is measured ±200 mV from steady-state voltage.
11. This parameter is guaranteed by design and is not tested.
12. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
13. The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



#### **Switching Waveforms**





Notes

14. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ . 15. WE is HIGH for read cycle. 16. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.



#### Switching Waveforms (continued)





#### Notes

- 17. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
  18. Data I/O is high impedance if OE = V<sub>IH</sub>.
  19. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
  20. The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.
  21. During this period the I/Os are in the output state and input signals should not be applied.



#### Truth Table

CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High Z	Deselect/power-down	Standby (I <sub>SB</sub> )
L	Н	L	Data out	Read	Active (I <sub>CC</sub> )
L	L	Х	Data in	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Deselect, output disabled	Active (I <sub>CC</sub> )

#### Ordering Information


Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at http://www.cypress.com/and refer to the product summary page at http://www.cypress.com/products or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C199D-10VXI	51-85031	28-pin (300-Mil) Molded SOJ (Pb-free)	Industrial
	CY7C199D-10ZXI	51-85071	28-pin TSOP Type I (Pb-free)	

Please contact your local Cypress sales representative for availability of these parts.

#### **Ordering Code Definitions**






#### **Package Diagrams**

Figure 9. 28-pin SOJ (300 Mils) V28.3 (Molded SOJ V21) Package Outline, 51-85031

NDTE :


- 1. JEDEC STD REF MO088
- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.006 in (0.152 mm) PER SIDE
- 3. DIMENSIONS IN INCHES MIN.




51-85031 \*E



#### Package Diagrams (continued)





51-85071 \*J



#### Acronyms

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SOJ	Small Outline J-lead
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
TTL	Transistor-Transistor Logic
WE	Write Enable

#### **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure		
°C	degree Celsius		
μA	microampere		
μs	microsecond		
mA	milliampere		
mm	millimeter		
ns	nanosecond		
pF	picofarad		
V	volt		
W	watt		





#### **Document History Page**

		Orig. of	Submission	
Revision	ECN	Change	Date	Description of Change
**	201560	SWI	See ECN	Advance Information datasheet for C9 IPP
*A	233728	RKF	See ECN	DC parameters modified as per EROS (Spec # 01-02165) Pb-free Offering in Ordering Information
*В	262950	RKF	See ECN	Removed 28-LCC Pinout and Package Diagrams Added Data Retention Characteristics table Added T <sub>power</sub> Spec in Switching Characteristics table Shaded Ordering Information
*C	307594	RKF	See ECN	Reduced Speed bins to -10, -12 and -15 ns
*D	820660	VKN	See ECN	Converted from Preliminary to Final Removed 12 ns and 15 ns speed bin Removed Commercial Operating range Removed "L" part Removed 28-pin PDIP and 28-pin SOIC package Changed Overshoot spec from $V_{CC}$ +2V to $V_{CC}$ +1V in footnote #2 Changed I <sub>CC</sub> spec from 60 mA to 80 mA for 100 MHz speed bin Added I <sub>CC</sub> specs for 83 MHz, 66 MHz and 40 MHz speed bins Updated Thermal Resistance table Updated Ordering Information Table
*E	2745093	VKN	See ECN	Included 28-Pin SOIC package Changed V <sub>IH</sub> level from 2.0V to 2.2V For Industrial grade, changed $t_{SD}$ from 5 ns to 6 ns, and $t_{HZWE}$ from 6 ns to 5 ns Included Automotive-E information
*F	2897087	AJU	03/22/10	Removed obsolete parts from ordering information table Updated package diagrams
*G	3023234	RAME	09/06/2010	Added Auto-E SOIC package related info Changed TDOE spec from 10 ns to 11 ns in CY7C199D-25. Added Ordering Code Definitions. Added Acronyms and Units of Measure.
*H	3130763	PRAS	01/07/11	Dislodged Automotive information to a new datasheet (001-65530)
*	3271782	PRAS	06/02/2011	Updated Functional Description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines."). Updated Package Diagrams. Updated in new template.
*J	4033580	MEMJ	06/19/2013	Updated Functional Description. Updated Electrical Characteristics. Added one more Test Condition " $I_{OH} = -0.1$ mA" for V <sub>OH</sub> parameter and added maximum value corresponding to that Test Condition. Added Note 2 and referred the same note in maximum value for V <sub>OH</sub> parameter corresponding to Test Condition " $I_{OH} = -0.1$ mA". Updated Package Diagrams: spec 51-85031 – Changed revision from *D to *E.
*K	4347624	MEMJ	04/15/2014	Updated Package Diagrams: spec 51-85071 – Changed revision from *I to *J. Completing Sunset Review.
*L	4576526	MEMJ	11/21/2014	Added related documentation hyperlink in page 1.



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products	
Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

#### PSoC<sup>®</sup> Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05471 Rev. \*L

Revised November 28, 2014

All products and company names mentioned in this document may be the trademarks of their respective holders.