

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs

Features

- High-speed, low-power, first-in first-out (FIFO) memories
- 8K x 9 FIFO (CY7C460A)
- 16K x 9 FIFO (CY7C462A)
- 32K x 9 FIFO (CY7C464A)
- 64K x 9 FIFO (CY7C466A)
- 10-ns access times, 20-ns read/write cycle times
- High-speed 50-MHz read/write independent of depth/width
- · Low operating power
 - -I_{CC}= 60 mA
 - $-I_{SB} = 8 \text{ mA}$
- · Asynchronous read/write
- · Empty and Full flags
- · Half Full flag (in standalone mode)
- Retransmit (in standalone mode)
- · TTL-compatible
- Width and Depth Expansion Capability
- 5V \pm 10% supply
- PLCC, LCC, 300-mil and 600-mil DIP packaging
- · Three-state outputs
- Pin compatible density upgrade to CY7C42X/46X family
- Pin compatible and functionally equivalent to IDT7205, IDT7206, IDT7207, IDT7208

Functional Description


The CY7C460A, CY7C462A, CY7C464A, and CY7C466A are respectively, 8K, 16K, 32K, and 64K words by 9-bit wide first-in first-out (FIFO) memories. Each FIFO memory is organized such that the data is read in the same sequential order that it was written. Full and Empty flags are provided to prevent overrun and underrun. Three additional pins are also provided to facilitate unlimited expansion in width, depth, or both. The depth expansion technique steers the control signals from one device to another by passing tokens.

The read and write operations may be asynchronous; each can occur at a rate of up to 50 MHz. The write operation occurs when the Write (\overline{W}) signal is LOW. Read occurs when Read (\overline{R}) goes LOW. The nine data outputs go to the high-impedance state when \overline{R} is HIGH.

A Half Full ($\overline{\text{HF}}$) output flag is provided that is valid in the standalone (single device) and width expansion configurations. In the depth expansion configuration, this pin provides the expansion out ($\overline{\text{XO}}$) information that is used to tell the next FIFO that it will be activated.

In the standalone and width expansion configurations, a LOW on the Retransmit (\overline{RT}) input causes the FIFOs to retransmit the data. Read Enable (\overline{R}) and Write Enable (\overline{W}) must both be HIGH during a retransmit cycle, and then \overline{R} is used to access the data.

The CY7C460A, CY7C462A, CY7C464A, and CY7C466A are fabricated using Cypress's advanced 0.5 μ RAM3 CMOS technology. Input ESD protection is greater than 2000V and latch-up is prevented by careful layout and the use of guard rings.





Selection Guide

	7C460A-10 7C462A-10 7C464A-10 7C466A-10	7C460A-15 7C462A-15 7C464A-15 7C466A-15	7C460A-25 7C462A-25 7C464A-25 7C466A-25
Frequency (MHz)	50	40	28.5
Maximum Access Time (ns)	10	15	25

Maximum Ratings [1]

(Above which the useful life may be impaired. F lines, not tested.)	or user guide
Storage Temperature65°	°C to +150°C
Ambient Temperature with Power Applied55°	°C to +125°C
Supply Voltage to Ground Potential0).5V to +7.0V
DC Voltage Applied to Outputs in High Z StateC) 5\/ +a + 7 0\/
-	
DC Input Voltage).5V to +7.0V
Power Dissipation	1.0W

Output Current, into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to + 70°C	5V ± 10%
Industrial	-40°C to +85°C	5V ± 10%
Military ^[2]	−55°C to +125°C	5V ± 10%

Electrical Characteristics Over the Operating Range^[3]

			7C460A/462A/464A/466A (-10,-15,-25)		
Parameter	Description	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -2.0 \text{ mA}$	2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA		0.4	V
V _{IH}	Input HIGH Voltage		2.2	V _{CC}	V
V _{IL}	Input LOW Voltage		-0.5	0.8	V
I _{IX}	Input Leakage Current	$GND \le V_1 \le V_{CC}$	-10	+10	μА
I _{OZ}	Output Leakage Current	$\overline{R} \ge V_{IH}$, $\overline{GND} \le V_{O} \le V_{CC}$	-10	+10	μΑ
I _{CC}	Operating Current	V _{CC} = Max., I _{OUT} = 0 mA, Freq. = 20 MHz		60	mA
I _{SB}	Standby Current	All Inputs = V _{IH} min.		8	mA

Capacitance^[5]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C _{OUT}	Output Capacitance	$V_{CC} = 4.5V$	12	pF


- 1. The Voltage on any input or I/O pin cannot exceed the power pin during power-up.
 2. T_A is the "instant on" case temperature.


- See the last page of this specification for Group A subgroup testing information.

 For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 1 second. Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms





Equivalent to: THÉVENIN EQUIVALENT 200Ω OUTPUT • • 2V

Switching Characteristics Over the Operating Range^[3, 6]

		7C460A-10 7C462A-10 7C464A-10 7C466A-10		7C460A-15 7C462A-15 7C464A-15 7C466A-15		7C460A-25 7C462A-25 7C464A-25 7C466A-25		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{RC}	Read Cycle Time	20		25		35		ns
t _A	Access Time		10		15		25	ns
t _{RR}	Read Recovery Time	10		10		10		ns
t _{PR}	Read Pulse Width	10		15		25		ns
t _{LZR}	Read LOW to Low Z	3		3		3		ns
t _{DVR} ^[7]	Data Valid After Read HIGH	3		3		3		ns
t _{HZR} ^[7]	Read HIGH to High Z		15		15		18	ns
t _{WC}	Write Cycle Time	20		25		35		ns
t _{PW}	Write Pulse Width	10		15		25		ns
t _{HWZ}	Write HIGH to Low Z	5		5		5		ns
t _{WR}	Write Recovery Time	10		10		10		ns
t _{SD}	Data Set-Up Time	9		9		9		ns
t _{HD}	Data Hold Time	0		0		0		ns
t _{MRSC}	MR Cycle Time	20		25		35		ns
t _{PMR}	MR Pulse Width	10		15		25		ns
t _{RMR}	MR Recovery Time	10		10		10		ns
t _{RPW}	Read HIGH to MR HIGH	10		15		25		ns
t _{WPW}	Write HIGH to MR HIGH	10		15		25		ns
t _{RTC}	Retransmit Cycle Time	20		25		35		ns
t _{PRT}	Retransmit Pulse Width	10		15		25		ns
t _{RTR}	Retransmit Recovery Time	10		10		10		ns
t _{EFL}	MR to EF LOW		20		25		35	ns
t _{HFH}	MR to HF HIGH		20		25		35	ns
t _{FFH}	MR to FF HIGH		20		25		35	ns
t _{REF}	Read LOW to EF LOW		10		15		25	ns
t _{RFF}	Read HIGH to FF HIGH		10		15		25	ns

Notes:

Test conditions assume signal transmission time of 5 ns or less, timing reference levels of 1.5V and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance, as in part (a) of AC Test Loads, unless otherwise specified.
 t_{HZR} and t_{DVR} use capacitance loading as in part (b) of AC Test Loads.




Switching Characteristics Over the Operating Range $^{[3, 6]}$ (continued)


		7C460A-10 7C462A-10 7C464A-10 7C466A-10		7C460A-15 7C462A-15 7C464A-15 7C466A-15		7C460A-25 7C462A-25 7C464A-25 7C466A-25		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{WEF}	Write HIGH to EF HIGH		10		15		25	ns
t _{WFF}	Write LOW to FF LOW		10		15		25	ns
t _{WHF}	Write LOW to HF LOW		10		15		35	ns
t _{RHF}	Read HIGH to HF HIGH		10		15		35	ns
t _{RAE}	Effective Read from Write HIGH		10		15		25	ns
t _{RPE}	Effective Read Pulse Width After EF HIGH	10		15		25		ns
t _{WAF}	Effective Write from Read HIGH		10		15		25	ns
t _{WPF}	Effective Wr <u>ite</u> Pulse Width After FF HIGH	10		15		25		ns
t _{XOL}	Expansion Out LOW Delay from Clock		10		15		25	ns
t _{XOH}	Expansion Out HIGH Delay from Clock		10		15		25	ns




Switching Waveforms^[7]

Asynchronous Read and Write







Notes:

- A HIGH-to-LOW transition of either the write or read strobe causes a HIGH-to-LOW transition of the responding flag. Correspondingly, a LOW-to-HIGH strobe transition causes a LOW-to-HIGH flag transition.


 W and R = V_{IH} around the rising edge of MR.
- 9.
- 10. $t_{MSRC} = t_{PMR} + t_{RMR}$

C460A-9




Switching Waveforms $^{[7]}$ (continued)


Last Write to First Read Full Flag



Last READ to First WRITE Empty Flag



Retransmit^[11,12]



Notes:


^{11.} tric=term + tripe.

12. EF, HF, and FF may change state during retransmit as a result of the offset of the read and write pointers, but flags will be valid at trice, except for the CY7C46x-20 (Military), whose flags will be valid after t_{RTC} + 10 ns.




Switching Waveforms^[7] (continued)

Full Flag and Write Data Flow-Through Mode



Empty Flag and Read Data Flow-Through Mode





C460A-14



Switching Waveforms^[7] (continued)

Expansion Timing Diagrams





Note:

13. Expansion out of device 1 (\overline{XO}_1) is connected to expansion in of device 2 (\overline{XI}_2) .

Architecture

Resetting the FIFO

<u>Upon</u> power-up, the FIFO must be reset with a master reset (\overline{MR}) cycle. This causes the FIFO to enter the empty condition signified by the Empty flag (\overline{EF}) being LOW, and both the Half Full (\overline{HF}) , and Full flags (\overline{FF}) being HIGH. Read (\overline{R}) and Write (\overline{W}) must be HIGH t_{RPW}/t_{WPW} before and t_{RMR} after the rising edge of \overline{MR} for a valid reset cycle. If reading from the FIFO after a reset cycle is attempted, the outputs will all be in the high-impedance state.

Writing Data to the FIFO

The availability of at least one empty location is indicated by a HIGH $\overline{\text{FF}}$. The falling edge of $\overline{\text{W}}$ initiates a write cycle. Data appearing at the inputs (D_0-D_8) t_{SD} before and t_{HD} after the rising edge of $\overline{\text{W}}$ will be stored sequentially in the FIFO.

The $\overline{\text{EF}}$ LOW-to-HIGH transition occurs t_{WEF} after the first LOW-to-HIGH transition of \overline{W} for an empty FIFO. $\overline{\text{HF}}$ goes LOW t_{WHF} after the falling edge of \overline{W} following the FIFO actually being half full. Therefore, the $\overline{\text{HF}}$ is active once the FIFO is filled to half its capacity plus one word. $\overline{\text{HF}}$ will remain LOW while less than one half of total memory is available for writing. The LOW-to-HIGH transition of $\overline{\text{HF}}$ occurs t_{RHF} after the rising edge of \overline{R} when the FIFO goes from half full +1 to half full. $\overline{\text{HF}}$

is available in standalone and width expansion modes. \overline{FF} goes LOW t_{WFF} after the falling edge of \overline{W} , during the cycle in which the last available location is filled. Internal logic prevents overrunning a full FIFO. Writes to a full FIFO are ignored and the write pointer is not incremented. \overline{FF} goes HIGH t_{RFF} after a read from a full FIFO.

Reading Data from the FIFO

The falling edge of \overline{R} initiates a read cycle if the \overline{EF} is not LOW. Data outputs (Q_0-Q_8) are in a high-impedance condition between read operations (\overline{R} HIGH), when the FIFO is empty, or when the FIFO is not the active device in the depth expansion mode.

When one word is in the FIFO, the falling edge of \overline{R} initiates a HIGH-to-LOW transition of \overline{EF} . When the FIFO is empty, the outputs are in a high-impedance state. Reads to an empty FIFO are ignored and do not increment the read pointer. From the empty condition, the FIFO can be read t_{WEF} after a valid write.

Retransmit

The retransmit feature is beneficial when transferring packets of data. It enables the receipt of data to be acknowledged by the receiver and retransmitted if necessary. The retransmit (\overline{RT}) input is active in the standalone and width expansion modes. The retransmit feature is intended for use when a



number of writes equal-to-or-less-than the depth of the FIFO have occurred since the last $\overline{\text{MR}}$ cycle. A LOW pulse on $\overline{\text{RT}}$ resets the internal read pointer to the first physical location of the FIFO. $\overline{\text{R}}$ and $\overline{\text{W}}$ must both be HIGH while and t_{RTR} after retransmit is LOW. With every read cycle after retransmit, previously accessed data is read and the read pointer incremented until equal to the write pointer. Full, Half Full, and Empty flags are governed by the relative locations of the read and write pointers and are updated during a retransmit cycle. Data written to the FIFO after activation of $\overline{\text{RT}}$ are transmitted also.

The full depth of the FIFO can be repeatedly retransmitted.

Standalone/Width Expansion Modes

Standalone and width expansion modes are set by grounding expansion in (\overline{XI}) and tying first load (\overline{FL}) to V_{CC} prior to a \overline{MR} cycle. FIFOs can be expanded in width to provide word widths greater than nine in increments of nine. During width expansion mode, all control line inputs are common to all devices, and flag outputs from any device can be monitored.

Depth Expansion Mode (see Figure 1)

Depth expansion mode is entered when, during a $\overline{\text{MR}}$ cycle, expansion out $(\overline{\text{XO}})$ of one device is connected to expansion in $(\overline{\text{XI}})$ of the next device, with $\overline{\text{XO}}$ of the last device connected to $\overline{\text{XI}}$ of the first device. In the depth expansion mode, the first load $(\overline{\text{FL}})$ input, when grounded, indicates that this is the first part to be loaded. All other devices must have this pin HIGH. To enable the correct FIFO, $\overline{\text{XO}}$ is pulsed LOW when the last physical location of the previous FIFO is written to and is pulsed LOW again when the last physical location is read. Only one FIFO is enabled for Read and one is enabled for Write at any given time. All other devices are in standby.

FIFOs can also be expanded simultaneously in depth and width. Consequently, any depth or width FIFO can be created with word widths in increments of nine. When expanding in depth, a composite FF is created by ORing the FF together. Likewise, a composite EF is created by ORing EFs together. HF and RT functions are not available in depth expansion mode.




Figure 1. Depth Expansion

Document #: 38-06011 Rev. *A



Ordering Information

8K x 9 Asynchronous FIFO

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C460A-10JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C460A-10PC	P15	28-Lead (600-Mil) Molded DIP	
	CY7C460A-10PTC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C460A-10JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
15	CY7C460A-15JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C460A-15PC	P15	28-Lead (600-Mil) Molded DIP	
	CY7C460A-15PTC	P21	28-Lead (300-Mil) Molded DIP	
25	CY7C460A-25JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C460A-25PC	P15	28-Lead (600-Mil) Molded DIP	
	CY7C460A-25PTC	P21	28-Lead (300-Mil) Molded DIP	

16K x 9 Asynchronous FIFO

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C462A-10JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C462A-10PC	P15	28-Lead (600-Mil) Molded DIP	
	CY7C462A-10PTC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C462A-10JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
15	CY7C462A-15JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C462A-15PC	P15	28-Lead (600-Mil) Molded DIP	
	CY7C462A-15PTC	P21	28-Lead (300-Mil) Molded DIP	
25	CY7C462A-25JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C462A-25PC	P15	28-Lead (600-Mil) Molded DIP	
	CY7C462A-25PTC	P21	28-Lead (300-Mil) Molded DIP	

32K x 9 Asynchronous FIFO

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C464A-10JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C464A-10PC	P15	28-Lead (600-Mil) Molded DIP	
	CY7C464A-10PTC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C464A-10JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
15	CY7C464A-15JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C464A-15PC	P15	28-Lead (600-Mil) Molded DIP	
	CY7C464A-15PTC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C464A-15LMB	L55	32-Pin Rectangular Leadless Chip Carrier	Military
25	CY7C464A-25JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C464A-25PC	P15	28-Lead (600-Mil) Molded DIP	
	CY7C464A-25PTC	P21	28-Lead (300-Mil) Molded DIP	

Document #: 38-06011 Rev. *A Page 10 of 15



Ordering Information (continued)

64K x 9 Asynchronous FIFO

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C466A-10JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C466A-10PC	P15	28-Lead (600-Mil) Molded DIP	
	CY7C466A-10PTC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C466A-10JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
15	CY7C466A-15JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C466A-15PC	P15	28-Lead (600-Mil) Molded DIP	
	CY7C466A-15PTC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C466A-15LMB	L55	32-Pin Rectangular Leadless Chip Carrier	Military
25	CY7C466A-25JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C466A-25PC	P15	28-Lead (600-Mil) Molded DIP	
	CY7C466A-25PTC	P21	28-Lead (300-Mil) Molded DIP	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameter	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
V _{IH}	1, 2, 3
V _{IL} Max.	1, 2, 3
I _{IX}	1, 2, 3
I _{CC}	1, 2, 3
I _{SB1}	1, 2, 3
I _{SB2}	1, 2, 3
I _{OS}	1, 2, 3
l _{OZ}	1, 2, 3

Switching Characteristics


Parameter	Subgroups
t _{RC}	9, 10, 11
t _A	9, 10, 11
t _{RR}	9, 10, 11
t _{PR}	9, 10, 11
t _{LZR}	9, 10, 11
t _{DVR}	9, 10, 11
t _{HZR}	9, 10, 11
t _{WC}	9, 10, 11
t _{PW}	9, 10, 11
t _{HWZ}	9, 10, 11
t _{WR}	9, 10, 11
t _{SD}	9, 10, 11
t _{HD}	9, 10, 11
t _{MRSC}	9, 10, 11
t _{PMR}	9, 10, 11
t _{RMR}	9, 10, 11
t _{RPW}	9, 10, 11
t _{WPW}	9, 10, 11
t _{RTC}	9, 10, 11
t _{PRT}	9, 10, 11
t _{RTR}	9, 10, 11
t _{EFL}	9, 10, 11
t _{HFH}	9, 10, 11
t _{FFH}	9, 10, 11
t _{REF}	9, 10, 11
t _{RFF}	9, 10, 11
t _{WEF}	9, 10, 11
t _{WFF}	9, 10, 11
t _{WHF}	9, 10, 11
t _{RHF}	9, 10, 11
t _{RAE}	9, 10, 11
t _{RPE}	9, 10, 11
t _{WAF}	9, 10, 11
t _{WPF}	9, 10, 11
t _{XOL}	9, 10, 11
t _{XOH}	9, 10, 11

Document #: 38-00627-A




Package Diagrams

32-Lead Plastic Leaded Chip Carrier J65



32-Pin Rectangular Leadless Chip Carrier L55




51-85014-B




Package Diagrams (continued)

28-Lead (600-Mil) Molded DIP P15



28-Lead (300-Mil) Molded DIP P21





Document Title: CY7C460A, CY7C462A, CY7C646A, CY7C466A Asynchronous, Cascadable 8K/16K/32K/64K X 9 FIFOs Document Number: 38-06011					
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	106472	09/10/01	SZV	Change from Spec number 38-00627 to 38-06011	
*A	122263	12/26/02	RBI	Power up requirements added to Maximum Ratings Information	