imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





CY7C9335A

Features

- Fully compatible with SMPTE-259M
- · Fully compatible with DVB-ASI
- Operates from a single +5V supply
- 100-pin TQFP package
- Decodes 10-bit parallel digital streams for 27M characters/sec (270 Mbits/sec serial)
- Operates with CY7B9334 SMPTE HOTLink $^{\ensuremath{\mathbb{R}}}$ deserializer/receiver
- X⁹ + X⁴ + 1 descrambler and NRZI-to-NRZ decoder may be bypassed for raw data output

Functional Description

SMPTE-259M Operation

The CY7C9335A is a CMOS integrated circuit designed to decode SMPTE-125M bit-parallel digital characters (or other data formats) using the SMPTE-259M decoding rules. Following decoding, the characters are framed by locating the 30-bit TRS pattern in the parallel character stream. The framed characters are then output.

SMPTE-259M/DVB-ASI Descrambler/Framer-Controller

The inputs of the CY7C9335A are designed to be directly mated to a CY7B9334 HOTLink receiver, which converts the SMPTE-259M compatible high-speed serial data stream into 10-bit parallel characters.


This device performs both TRS (sync) detection and framing, data descrambling with the SMPTE-259M X^9+X^4+1 algorithm, and NRZI-to-NRZ decoding. These functions operate at a 27 MHz character rate. For those systems operating with non-SMPTE-259M compliant video streams (or for diagnostic purposes), the descrambler and NRZI decoding functions can be disabled.

DVB-ASI Operation

The CY7C9335A also contains the necessary multiplexers, control inputs and outputs, to control a DVB-ASI-compliant video stream. DVB-ASI operation is enabled through activation of a single input signal. This allows a single serial-to-parallel input port to support both SMPTE and DVB data streams under software or hardware control.

In DVB-ASI mode the CY7C9335A automatically enables both the 8B/10B decoder and multibyte framer present in the CY7B9334 receiver/deserializer. All error detection, fill, and command codes are detected and output by the CY7C9335A.

The CY7C9335A operates from a single +5V supply. It is available in a 100-pin TQFP space saving package.




Cypress Semiconductor Corporation Document #: 38-02083 Rev. *A 3901 North First Street

San Jose, CA 95134 • 408-943-2600 Revised March 19, 2010



Pin Configuration



Pin Descriptions CY7C9335A SMPTE-259M Decoder

Name	I/O	Description			
BYPASS	Input	Bypass SMPTE decoding. BYPASS is ignored if DVB_EN is active (LOW). If BYPASS is HIGH at the rising edge of CKR (and DVB_EN is HIGH), the data latched into the input register is routed around both the NRZI decoder and the SMPTE descrambler and presented to the output register. If BYPASS is LOW at the rising edge of the CKR clock (and DVB_EN is HIGH), the data present in the input register is routed through the NRZI decoder and SMPTE scrambler.			
RF	Output	Reframe. This output is the inverted DVB-EN signal.			
A/B	Output	CY7B9334 Port Select . When in DVB-ASI mode, this output will alternately select either the INA± or INB± receiver port based on errors detected in the data stream. This allows CY7C9335A to operate with normal and inverted DVB-ASI data streams (as would be commonly found on DVB-ASI streams routed through SMPTE switches). This requires the CY7B9334 INA± and INB± inputs to be connected to the same signal, but with INB± connected to invert the signal.			
H_SYNC	Output	Horizontal Sync . This output toggles once every time that the TRS field is recognized. It changes state one clock cycle prior to the first character of the TRS field (3FF in 10-bit hex) appearing at the PD_{0-9} outputs. This output also toggles to indicate detection of a TRS sequence, even when the TRS characters are at a different offset from the present offset and SYNC_EN is active (HIGH). This toggling action is disabled when DVB_EN is active (LOW).			



Pin Descriptions CY7C9335A SMPTE-259M Decoder (continued)

Name	I/O	Description		
SYNC_EN	Input	Sync Filtering Enabled . This input controls the operation of the SMPTE framer. When this signal is active (HIGH) and a TRS sequence is detected, if the 10-bit character boundary is different from the previously received TRS, the H_SYNC output is toggled, but the character offset is not updated. If the immediately following TRS also has a different offset, the H_SYNC output is again toggled and the character offset is updated to match that of the detected TRS sequence. When this signal is inactive (LOW), the framer will update the character offset and toggle H_SYNC on every detected TRS sequence.		
SYNC_ERR	Output	Sync Error . This output pulses HIGH for one CKR clock period when a TRS sequence is detected that is offset from its previous 10-bit character offset. This pulse starts at the same time as the H_SYNC signal toggles, but only occurs when SYNC_EN is active (HIGH) and the character offset is not updated.		
PD ₉ (RVS)	Output	Parallel Data 9 or Received Violation Symbol . This is the MSB of the framed output data bus. It is latched in the output register at the rising edge of CKR. When DVB_EN is active (LOW), this output indicates that the character present on PD_{8-0} identifies the type of error detected in the character stream. When DVB_EN is disabled (HIGH), the character in the output register bits PD_{9-0} is a descrambled and framed character of the SMPTE data stream.		
PD ₈₋₁	Output	Parallel Data 8 through 1 . The <u>signals present</u> at the PD ₈₋₁ outputs are latched in the output register at the rising edge of CKR. When DVB_EN is disabled (HIGH), thes <u>e signals</u> are the middle eight bits of the descrambled and framed SMPTE 10-bit data character. When DVB_EN is active (LOW), these signals are full DVB-ASI data bus.		
PD ₀ (SC/ D)	Output	Parallel Data 0 or Special Code/Data Select . This is the LSB of the output data field. It is latched in the output register at the rising edge of CKR. When DVB_EN is active (LOW), this output identifies that the character present in PD_{B-1} is either a command (HIGH) or data (LOW) character). When DVB_EN is inactive (HIGH), this output data bit is the LSB of the descrambled and framed SMPTE data character.		
D ₉ (RVS)	Input	Input Bit 9 . This is the MSB of the input register. It should be connected directly to the CY7B9334 deserializer output signal $RVS(Q_i)$.		
D ₈₋₁	Input	Input Bits 8 through 1 . These signals should be connected directly to the CY7B9334 deserializer output signals Q_{7-0} respectively.		
D ₀ (SC/D)	Input	Input Bit 0 . This is the LSB of the input register. It should be connected directly to the CY7B9334 deserializer output signal $SC/D(Q_a)$.		
DVB_EN	Input	DVB Mode Enable . This signal is sampled by the rising edge of the CKR clock. If $\overline{\text{DVB}}_{\text{EN}}$ is active (LOW), the data present on the D ₀₋₉ inputs are latched and routed to the PD ₀₋₉ outputs.		
CKR	Input	Recovered Clock Read . This clock controls all synchronous operations of the CY7C9335A. It operates at the character rate which is equivalent to one tenth the deserialized bit-rate. This clock is driven directly by the CKR output of the CY7B9334 deserializer.		
OE	Input	Output Enable . When this signal is HIGH all outputs are driven to their normal logic levels. When LOW, all outputs are placed in a High-Z state.		
V _{CC}		Power.		
V _{SS}		Ground.		



CY7C9335A Description

Input Register

The input register is clocked by the rising edge of CKR. This register captures the data present at the D_{0-9} inputs on every clock cycle. In addition to the data inputs, all control inputs except OE are also <u>captured</u> at each rising edge of CKR. This includes BYPASS, DVB_EN, and SYNC_EN.

NRZI-to-NRZ Decoder

The data in the input register is routed through an NRZI-to-NRZ decoder prior to being fed to the SMPTE descrambler. This removes the extra transitions added to the data stream by the NRZI encoder at the transmit end of the interface.

SMPTE Descrambler

Once the data has been converted back to NRZ, it is then routed through a linear feed-forward descrambler. It decodes the data present in the NRZ decode register using the $X^9 + X^4 + 1$ polynomial to remove the extra transitions added to the data stream at the transmit end of the interface.

TRS Framer

The TRS Framer is used to detect all 30-bit TRS sequences (3FF, 000, 000 in 10-bit hex) in the character stream. Anytime this sequence is detected, the H_SYNC output toggles.

This sequence is also used to frame the received characters so that the characters delivered to the output register are on their correct 10-bit boundaries. If SYNC_EN is disabled (LOW) and the TRS sequence is detected in the decoded data stream, the character offset register is set to match the offset of the TRS sequence, and both the TRS sequence and the following characters are output on their proper 10-bit boundaries.

If SYNC_EN is enabled, and a TRS sequence is detected whose character offset does not match that in the offset register, an internal flag is set but the offset register is not updated. On the next consecutive TRS sequence this flag is cleared and the offset register is updated.

DVB-ASI Operation

The CY7C9335A is designed to operate in both SMPTE-259M and DVB-ASI environments. When operated in SMPTE-only environments, the DVB_EN inputs must be tied to V_{CC} or driven HIGH.

DVB-ASI operation is enabled by asserting DVB_EN LOW. This signal is latched by the rising edge of the CKR clock. When the CY7C9335A is placed in DVB mode, the SMPTE and NRZI decoders are bypassed, and the data latched into the input register is routed directly to the output register.

Error Detected

Errors detected in the DVB-ASI data stream are indicated by the Q_9 bit being HIGH. The specific type of error is identified by the remaining Q_{8-0} bits in the output register.

Command Code Reception

The DVB-ASI interface does not normally transmit any command characters other than the K28.5 code that is used both for synchronization and as a fill character when data is not being transmitted. These K28.5 characters are normally received as C5.0 characters. If other command characters are also transmitted, these characters are identified by Q_0 being HIGH, and by the bits present on Q_{8-1} .

DVB Invert Controller

DVB-ASI data streams are use 8B/10B encoded characters. If these characters are routed through SMPTE switches or repeaters, the signals may be inverted causing them to decode into incorrect or illegal characters. The CY7C9335A contains a state machine that, in conjunction with the CY7B9334 SMPTE HOTLink receiver, allows inverted DVB-ASI data streams to be decoded into their correct characters.

This state machine is only enabled when in DVB mode. It monitors the data stream for errors, and inverts the data stream at the CY7B9334 if it exceeds a preset statistical error rate. For this to operate the A/B <u>output</u> of the CY7C9335A needs to be connected to the A/B input of the CY7B9334 SMPTE HOTLink receiver (through the appropriate resistive divider).

If the CY7C9335A is not used for DVB-ASI operation, the A/\overline{B} output may be left open.



CY7C9335

Maximum Ratings^[1]

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	40°C to +125°C
Supply Voltage to Ground Potential	0.5V to +7.0V
DC Voltage Applied to Outputs in High-Z State	_0.5\/ to +7.0\/
Output Current Into Outputs	
Subar Sanon into Subatoni	

DC Input Voltage	0.5V to +7.0V
Static Discharge Voltage	> 2001 \/

(per MIL-STD-883, Method 3015)	v
Latch-up Current> 200 n	hΑ

Operating Range

Range	Ambient Temperature	V _{cc}	
Commercial	0°C to +70°C	$5V \pm 5\%$	


Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Max.	Unit	
V _{OH}	Output HIGH Voltage	I _{OH} = -3.2 mA, V _{CC} = Min.	2.4		V	
V _{OL}	Output LOW Voltage	I _{OL} = 16.0 mA, V _{CC} = Min		0.5	V	
V _{IH}	Input HIGH Voltage	Note 2	2.0	7.0	V	
V _{IL}	Input LOW Voltage	Note 2	-0.5	0.8	V	
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$	-10	+10	μA	
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled	-50	+50	μA	
I _{OS}	Output Short Circuit Current ^[3,4]	V _{CC} = Max., V _{OUT} = 0.5V	-30	-160	mA	

Capacitance^[4]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	f = 1 MHz, V _{CC} = 5.0V	10	pF
C _{OUT}	C _{OUT} Output Capacitance		12	pF
C _{CLK} Clock Signal Capacitance			12	pF

AC Test Loads and Waveforms



Notes:

Single Power Supply: The voltage on any input or I/O pin cannot exceed the power pin during power-up.
 These are absolute values with respect to device ground. All overshoots with respect to system or tester noise are included.
 Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. V_{OUT} = 0.5V has been chosen to avoid test problems caused by tester ground degradation.


4. Tested initially and after any design or process changes that may effect these parameters.



Switching Characteristics Over the Operating Range ^[5]

Parameter	Description	Min.		Max.	Unit
t _{PD}	Input to Output (DVB_EN to RF only)			20	ns
t _{SD}	Input Data Set-up Time to CKR		10		ns
t _{HD}	Input Data Hold Time to CKR		0		ns
t _{CPRH}	CKR Pulse Width HIGH		14.5		ns
t _{CPRL}	CKR Pulse Width LOW		14.5		ns
t _{CKR}	Read Clock Cycle ^[6]		30	62.5	ns
t _A	Output Access Time from CKR			10	ns
t _H	Output Hold Time from CKR		1		ns
t _{EA}	Input to Output Enable			24	ns
t _{ER}	Input to Output Disable [7]			24	ns

Switching Waveform



Ordering Information

Ordering Code Package Name		Package Type	Operating Range
CY7C9335A-270AXC	A100	100-pin Thin Quad Flat Pack	Commercial
CY7C9335A-270AXCT A100		100-pin Thin Quad Flat Pack (Tape and Reel)	

Notes:

- 5. All AC parameters are with all outputs switching.
 6. The clock period may be extended by up to 90% for a single clock cycle when framing occurs in DVB-ASI mode.
 7. Test load (b) used for this parameter. Test load (a) used for all other AC parameters.



Package Diagram




Figure 1. 100-Pin TQFP (14X14X1.4 mm)

All product and company names mentioned in this document are the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2003-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.



Document History Page

Document Title: CY7C9335A SMPTE-259M/DVB-ASI Descrambler/Framer-Controller Document Number: 38-02083						
REV. ECN NO. Issue Date Orig. of Change Description of Change						
**	129112	12/09/03	LAR	Pin-to-pin compatible with CY7C9335		
*A	2896245	03/19/10	CGX	Updated Ordering information and package diagram.		