



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

## CapSense® Express™ Slider Capacitive Controllers

### Features

- Capacitive slider and button input
  - Choice of configurations:
    - 10-segment slider
    - 5-segment slider with remaining five pins configurable as CapSense® or GPIO
  - Robust sensing algorithm
  - High sensitivity, low noise
  - Immunity to RF and AC noise.
  - Low radiated EMC noise
  - Supports wide range of input capacitance, sensor shapes, and sizes
- Target applications
  - Printers
  - Cellular handsets
  - LCD monitors
  - Portable DVD players
- Low operating current
  - Active current: continuous sensor scan: 1.5 mA
  - Deep sleep current: 4 µA
- Industry's best configurability
  - Custom sensor tuning, one optional capacitor
  - Output supports strong drive for LED
  - Output state can be controlled through I<sup>2</sup>C or directly from CapSense input state
  - Run time reconfigurable over I<sup>2</sup>C
- Advanced features
  - Interrupt outputs
  - User defined Inputs
  - Wake on interrupt input
  - Sleep control pin
  - Nonvolatile storage of custom settings
  - Easy integration into existing products – configure output to match system
  - No external components required
  - World-class free configuration tool

- Wide range of operating voltages
  - 2.4 V to 2.9 V
  - 3.10 V to 3.6 V
  - 4.75 V to 5.25 V
- I<sup>2</sup>C communication
  - Supported from 1.8 V
  - Internal pull-up resistor support option
  - Data rate up to 400 kbps
  - Configurable I<sup>2</sup>C addressing
- Industrial temperature range: -40 °C to +85 °C
- Available in 16-pin QFN and 16-pin SOIC Package

### Overview

These CapSense Express™ controllers support four to ten capacitive sensing CapSense buttons. The device functionality is configured through an I<sup>2</sup>C port and can be stored in the onboard nonvolatile memory for automatic loading at power on. The CapSense Express controller enables the control of 10 I/Os configurable as one capacitive sensing slider (10 segments)<sup>[1]</sup> or one slider (5 segments) with the rest of the pins as buttons or GPIOs (for driving LEDs or interrupt signals based on various button conditions).

The four key blocks that make up these devices are: a robust capacitive sensing core with high immunity against radiated and conductive noise, control registers with nonvolatile storage, configurable outputs, and I<sup>2</sup>C communications. The user can configure registers with parameters needed to adjust the operation and sensitivity of the CapSense buttons and outputs and permanently store the settings. The standard I<sup>2</sup>C serial communication interface enables the host to configure the device and to read sensor information in real time. The I<sup>2</sup>C address is fully configurable without any external hardware strapping.

#### Note

1. This part should be selected only if the design requires a slider. This part cannot be configured to work without a slider. For 10 I/O requirements use CY8C20110.


**Errata:** For information on silicon errata, see "Errata" on page 35. Details include trigger conditions, devices affected, and proposed workaround.

## Contents

<b>Pinouts</b>	3	<b>Absolute Maximum Ratings</b>	20
<b>Pin Definitions</b>	3	<b>Operating Temperature</b>	20
<b>Pinouts</b>	4	<b>Electrical Specifications</b>	21
<b>Pin Definitions</b>	4	DC Electrical Specifications	21
<b>Typical Circuits</b>	5	CapSense Electrical Characteristics	24
<b>I2C Interface</b>	7	AC Electrical Specifications	24
I2C Device Addressing	7		
I2C Clock Stretching	7		
Format for Register Write and Read	8		
<b>Operating Modes of I2C Commands</b>	9		
Normal Mode	9		
Setup Mode	9		
<b>Device Operation Modes</b>	9		
Active Mode	9		
Periodic Sleep Mode	9		
Deep Sleep Mode	9		
<b>Sleep Control Pin</b>	9		
<b>Interrupt Pin to Master</b>	9		
<b>Registers</b>	10		
Register Map	10		
CapSense Express Commands	14		
Register Conventions	14		
<b>Layout Guidelines and Best Practices</b>	15		
CapSense Button Shapes	15		
Button Layout Design	15		
Recommended via Hole Placement	15		
Slider Shapes	16		
Dimensions for Slider Design	16		
Example PCB Layout Design with 5 Segment Slider, 2 Buttons with LED Backlighting	18		
<b>Operating Voltages</b>	19		
<b>CapSense Constraints</b>	19		
		<b>Appendix</b>	26
		Examples of Frequently Used I2C Commands	26
		<b>Ordering Information</b>	27
		Ordering Code Definitions	27
		<b>Thermal Impedances</b>	27
		<b>Solder Reflow Specifications</b>	27
		<b>Package Diagrams</b>	28
		<b>Acronyms</b>	29
		<b>Reference Documents</b>	29
		<b>Document Conventions</b>	29
		Units of Measure	29
		Numeric Conventions	29
		<b>Glossary</b>	30
		<b>Errata</b>	35
		CapSense Express Part Numbers Affected	35
		Product Status	35
		CapSense Express CY8C201A0 Errata Summary	35
		<b>Document History Page</b>	36
		<b>Sales, Solutions, and Legal Information</b>	38
		Worldwide Sales and Design Support	38
		Products	38
		PSoC® Solutions	38
		Cypress Developer Community	38
		Technical Support	38

## Pinouts

Figure 1. 16-pin QFN ( $3 \times 3 \times 0.6$  mm) (no e-pad) Pinout – 5/10 Segment Slider



## Pin Definitions

16-pin QFN (no e-pad) – 5/10 Segment Slider

Pin No.	Name	Description
1	GP0[0]	Configurable as CapSense or GPIO
2	GP0[1]	Configurable as CapSense or GPIO
3	I <sup>2</sup> C SCL	I <sup>2</sup> C clock
4	I <sup>2</sup> C SDA	I <sup>2</sup> C data
5	GP1[0]	Configurable as CapSense or GPIO
6	GP1[1] <sup>[2]</sup>	Configurable as CapSense or GPIO
7	VSS	Ground connection
8	GP1[2] <sup>[2]</sup>	Configurable as CapSense or GPIO
9	GP1[3]	Configurable as CapSense or GPIO
10	GP1[4]	Configurable as CapSense or GPIO
11	XRES	Active high external reset with internal pull-down
12	GP0[2]	Configurable as CapSense or GPIO
13	VDD	Supply voltage
14	GP0[3]	Configurable as CapSense or GPIO
15	CSInt	Integrating capacitor input. The external capacitance is required only if 5:1 SNR cannot be achieved. Typical range is 1 nF to 4.7 nF
16	GP0[4]	Configurable as CapSense or GPIO


**Important Note** For information on the preferred dimensions for mounting QFN packages, see the following application note "Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages" available at <http://www.amkor.com>.

### Note

2. Avoid using GP1[1] and GP1[2] for driving LEDs. These two pins have special functions during power-up, which is used at factory. LEDs connected to these two pins blink during device power-up.

## Pinouts

Figure 2. 16-pin SOIC (150 Mils) pinout – 5/10 Segment Slider



## Pin Definitions

16-pin SOIC – 5/10 Segment Slider

Pin No.	Name	Description
1	GP0[3]	Configurable as CapSense or GPIO
2	CSint	Integrating capacitor input. The external capacitance is required only if 5:1 SNR cannot be achieved. Typical range is 1 nF to 4.7 nF.
3	GP0[4]	Configurable as CapSense or GPIO
4	GP0[0]	Configurable as CapSense or GPIO
5	GP0[1]	Configurable as CapSense or GPIO
6	I <sup>2</sup> C SCL	I <sup>2</sup> C clock
7	I <sup>2</sup> C SDA	I <sup>2</sup> C data
8	GP1[0]	Configurable as CapSense or GPIO
9	GP1[1] <sup>[3]</sup>	Configurable as CapSense or GPIO
10	V <sub>SS</sub>	Ground connection
11	GP1[2] <sup>[3]</sup>	Configurable as V <sub>SS</sub> CapSense or GPIO
12	GP1[3]	Configurable as CapSense or GPIO
13	GP1[4]	Configurable as CapSense or GPIO
14	XRES	Active high external reset with internal pull-down
15	GP0[2]	Configurable as CapSense or GPIO
16	V <sub>DD</sub>	Supply voltage

### Note

- Avoid using GP1[1] and GP1[2] for driving LEDs. These two pins have special functions during power-up which is used at factory. LEDs connected to these two pins blink during the device power-up.

## Typical Circuits

Figure 3. Circuit 1 – Five-Segment Slider with Status LED and Two Buttons with Backlighting LEDs





Figure 4. Circuit 2 – Compatibility with 1.8 V I<sup>2</sup>C Signaling<sup>[4, 5]</sup>




### Notes

4.  $1.8 \text{ V} \leq \text{VDD}_\text{I}^2\text{C} \leq \text{VDD}_\text{CE}$  and  $2.4 \text{ V} \leq \text{VDD}_\text{CE} \leq 5.25 \text{ V}$ .
5. The I<sup>2</sup>C drive mode of the CapSense device should be configured properly before using in an I<sup>2</sup>C environment with external pull-ups. Please refer to I<sup>2</sup>C\_ADDR\_DM register and its factory setting.

## Typical Circuits (continued)

Figure 5. Circuit 3 – Powering Down CapSense Express Device for Low Power Requirements [6]



### Note

6. For low power requirements, if  $V_{DD}$  is to be turned off, the concept mentioned in this section can be used. The requirement is that the  $V_{DD}$ s of CapSense Express, I<sup>2</sup>C pull-ups, and LEDs should be from same source such that turning off the  $V_{DD}$  ensures that no signal is applied to the device while it is unpowered. The I<sup>2</sup>C signals should not be driven high by the master in this situation. If a port pin or group of port pins of the master can cater to the power supply requirements of the circuit, the LDO can be avoided.

## I<sup>2</sup>C Interface

The CapSense Express devices support the industry standard I<sup>2</sup>C protocol, which can be used for:

- Configuring the device
- Reading the status and data registers of the device
- To control the device operation
- Executing commands

The I<sup>2</sup>C address can be modified during configuration.

### I<sup>2</sup>C Device Addressing

The device uses a seven bit addressing protocol. The I<sup>2</sup>C data transfer is always initiated by the master sending one byte address; the first 7 bit contains address and the last LSB indicates the data transfer direction. Zero in the LSB bit indicates the write transaction from master and one indicates read transfer by the master. The following table shows the example for different I<sup>2</sup>C addresses.

**Table 1. I<sup>2</sup>C Address Examples**

7 Bit Slave Address	D7	D6	D5	D4	D3	D2	D1	D0	8 Bit Slave Address
1	0	0	0	0	0	0	1	0(W)	02
1	0	0	0	0	0	0	1	1(R)	03
75	1	0	0	1	0	1	1	0(W)	96
75	1	0	0	1	0	1	1	1(W)	97

### I<sup>2</sup>C Clock Stretching

'Clock stretching' or 'bus stalling' in I<sup>2</sup>C communication protocol is a state in which the slave holds the SCL line low to indicate that it is busy. In this condition, the master is expected to wait till the SCL is released by the slave.

When an I<sup>2</sup>C master communicates with the CapSense Express device, the CapSense Express stalls the I<sup>2</sup>C bus after the reception of each byte (that is, just before the ACK/NAK bit) until processing of the byte is complete and critical internal functions are executed. It is recommended to use a fully I<sup>2</sup>C compliant master to communicate with CapSense Express device.


If an I<sup>2</sup>C master does not support clock stretching (a bit banged software I<sup>2</sup>C master), the master must wait for a specific amount of time (specified in [Format for Register Write and Read on page 8](#)) for each register write and read operation before the next bit is transmitted. Check the SCL status (should be high) before I<sup>2</sup>C master initiates any data transfer with CapSense Express. If the master fails to do so and continues to communicate, the communication is incorrect.

Also note that, while using CapSense Express Devices on an I<sup>2</sup>C bus, I<sup>2</sup>C master should not generate a start or stop condition in the I<sup>2</sup>C bus before CapSense Express device generates an acknowledgement (ACK/NCK) for the previous transaction. An acknowledgement state produced by the CapSense Express Device for the previous data transfer after start condition for new data transfer by the master may produce unexpected behavior from CapSense Express I<sup>2</sup>C slave interface.


The following diagrams represent the ACK time delays shown in [Format for Register Write and Read on page 8](#) for write and read.

Also note that, while using CapSense Express Devices on an I<sup>2</sup>C bus, I<sup>2</sup>C master should not generate a start or stop condition in the I<sup>2</sup>C bus before CapSense Express device generating acknowledgement (ACK/NCK) for the previous transaction. An acknowledgement state produced by the CapSense Express Device for the previous data transfer after the master generates a start condition, may produce unexpected behavior from CapSense Express I<sup>2</sup>C slave interface.

**Figure 6. Write ACK Time Representation<sup>[7]</sup>**



**Figure 7. Read ACK Time Representation<sup>[8]</sup>**



### Format for Register Write and Read

*Register write format*

Start	Slave Addr + W	A	Reg Addr	A	Data	A	Data	A	.....	Data	A	Stop
-------	----------------	---	----------	---	------	---	------	---	-------	------	---	------

*Register read format*

Start	Slave Addr + W	A	Reg Addr	A	Stop	.....	Data	N	Stop	
Start	Slave Addr + R	A	Data	A	Data	A	.....	Data	N	Stop

### Legends

Master	A - ACK
Slave	N - NAK

### Notes

7. Time to process the received data.
8. Time taken for the device to send next byte.

## Operating Modes of I<sup>2</sup>C Commands

### Normal Mode

In normal mode of operation, the acknowledgment time [9] is optimized. The timings remain approximately the same for different configurations of the slave. To reduce the acknowledgment times in normal mode, the registers 0x06–0x09, 0x0C, 0x0D, 0x10–0x17, 0x50, 0x51, 0x57–0x60, 0x7E are given only read access. Write to these registers can be done only in setup mode.

### Setup Mode

All registers have read and write access (except those which are read only) in this mode. The acknowledgment times [10] are longer compared to normal mode. When CapSense scanning is disabled (command code 0xA0 in command register 0xA0), the acknowledgment times can be improved to values similar to the normal mode of operation.

## Device Operation Modes

CapSense Express devices are configured to operate in any of the following three modes to meet different power consumption requirements

- Active Mode
- Periodic Sleep Mode
- Deep Sleep Mode

### Active Mode

In the active mode, all the device blocks including the CapSense sub system are powered. Typical active current consumption of the device across the operating voltage range is 1.5 mA.

### Periodic Sleep Mode

Sleep mode provides an intermediate power operation mode. It is enabled by configuring the corresponding device registers (0x7E, 0x7F). The device goes into sleep after there is no event for stay awake counter (Reg 0x80) number of sleep intervals. The device wakes up on sleep interval and it scans the capacitive sensors before going back to sleep again. If any sensor is active then the device wakes up. The device can also wake up from sleep mode with a GPIO interrupt. The sleep interval is configured through registers. The following sleep intervals are supported in CapSense Express:

- 1.95 ms (512 Hz)
- 15.6 ms (64 Hz)
- 125 ms (8 Hz)
- 1s (1 Hz)

### Notes

9. [Errata](#): The worst case Acknowledgment time for all critical registers is 140  $\mu$ s. For more information, see “[Errata](#)” on page 35.

10. [Errata](#): The CY8C20110 device acknowledges to host within 100  $\mu$ s, but is not accessible for any other operation until configuration is successfully stored into flash memory and the device is ready to execute the next command. For more information, see “[Errata](#)” on page 35.

The sleep interval should be 8 Hz or 1 Hz when using save to flash command. The configuration sequence should be:

1. Write configuration data to registers with sleep interval being 8 Hz or 1 Hz.
2. Save the settings to FLASH.
3. Change the sleep interval as per design.

### Deep Sleep Mode

Deep sleep mode provides the lowest power consumption because there is no operation running. All CapSense scanning is disabled during this mode. In this mode, the device is woken up only using an external GPIO interrupt. A sleep timer interrupt cannot wake up a device from deep sleep mode. This is treated as a continuous sleep mode without periodic wakeups. Refer to the application note [CapSense Express Power and Sleep Considerations – AN44209](#) for details on different sleep modes. To get the lowest power during this mode the sleep timer frequency should be set to 1 Hz.

### Sleep Control Pin

The devices require a dedicated sleep control pin to enable reliable I<sup>2</sup>C communication in case any sleep mode is enabled. This is achieved by pulling the sleep control pin Low to wake up the device and start I<sup>2</sup>C communication. The sleep control pin can be configured on any of the GPIO.

### Interrupt Pin to Master

To inform the master of any button press, a GPIO can be configured as interrupt output and all CapSense buttons can be connected to this GPIO with OR logic operator. This can be configured using the software tool.

## Registers

### Register Map

Name	Register Address (in Hex)	Access	Writable Only in SETUP Mode <sup>[11]</sup>	Factory Default Values of Registers (in Hex)	I2C Max ACK Time in Normal Mode (ms) <sup>[12, 13]</sup>	I2C Max ACK Time in Setup Mode (ms) <sup>[12, 13]</sup>
INPUT_PORT0	00	R	–	00	0.1	–
INPUT_PORT1	01	R	–	00	0.1	–
STATUS_POR0	02	R	–	00	0.1	–
STATUS_POR1	03	R	–	00	0.1	–
OUTPUT_PORT0	04	W	–	00	0.1	–
OUTPUT_PORT1	05	W	–	00	0.1	–
CS_ENABL0	06	RW	YES	00	–	11
CS_ENABLE	07	RW	YES	00	–	11
GPIO_ENABLE0	08	RW	YES	00	–	11
GPIO_ENABLE1	09	RW	YES	00	–	11
INVERSION_MASK0	0A	RW	–	00	0.11	–
INVERSION_MASK1	0B	RW	–	00	0.11	–
INT_MASK0	0C	RW	YES	00	–	11
INT_MASK1	0D	RW	YES	00	–	11
STATUS_HOLD_MSK0	0E	RW	–	1F	0.11	–
STATUS_HOLD_MSK1	0F	RW	–	1F	0.11	–
DM_PULL_UP0	10	RW	YES	00	–	11
DM_STRONG0	11	RW	YES	00	–	11
DM_HIGHZ0	12	RW	YES	00	–	11
DM_OD_LOW0	13	RW	YES	00	–	11
DM_PULL_UP1	14	RW	YES	00	–	11
DM_STRONG1	15	RW	YES	00	–	11
DM_HIGHZ1	16	RW	YES	00	–	11
DM_OD_LOW1	17	RW	YES	00	–	11
18 <sup>[14]</sup>						
19 <sup>[14]</sup>						
1A <sup>[14]</sup>						
1B <sup>[14]</sup>						
OP_SEL_00	1C	RW	–	00	0.12	11
OPR1_PRT0_00	1D	RW	–	00	0.12	11
OPR1_PRT1_00	1E	RW	–	00	0.12	11
OPR2_PRT0_00	1F	RW	–	00	0.12	11
OPR2_PRT1_00	20	RW	–	00	0.12	11
OP_SEL_01	21	RW	–	00	0.12	11
OPR1_PRT0_01	22	RW	–	00	0.12	11
OPR1_PRT1_01	23	RW	–	00	0.12	11

#### Notes

11. These registers are writable only after entering into setup mode. All the other registers available for read and write in Normal and in Setup mode.
12. All the Ack times specified are max values with all buttons enabled and filer enabled with maximum order.
13. The "I2C Max ACK Time" values mentioned in this table are for 3.3-V and 5-V operation; the timing values for 2.7-V operation are 4x the values provided in this table. Refer to [Operating Voltages on page 19](#).
14. The registers 0x18–0x1B, 0x76, and 0x7D are reserved.

**Register Map (continued)**

Name	Register Address (in Hex)	Access	Writable Only in SETUP Mode <sup>[11]</sup>	Factory Default Values of Registers (in Hex)	I2C Max ACK Time in Normal Mode (ms) <sup>[12, 13]</sup>	I2C Max ACK Time in Setup Mode (ms) <sup>[12, 13]</sup>
OPR2_PRT0_01	24	RW	–	00	0.12	11
OPR2_PRT1_01	25	RW	–	00	0.12	11
OP_SEL_02	26	RW	–	00	0.12	11
OPR1_PRT0_02	27	RW	–	00	0.12	11
OPR1_PRT1_02	28	RW	–	00	0.12	11
OPR2_PRT0_02	29	RW	–	00	0.12	11
OPR2_PRT1_02	2A	RW	–	00	0.12	11
OP_SEL_03	2B	RW	–	00	0.12	11
OPR1_PRT0_03	2C	RW	–	00	0.12	11
OPR1_PRT1_03	2D	RW	–	00	0.12	11
OPR2_PRT0_03	2E	RW	–	00	0.12	11
OPR2_PRT1_03	2F	RW	–	00	0.12	11
OP_SEL_04	30	RW	–	00	0.12	11
OPR1_PRT0_04	31	RW	–	00	0.12	11
OPR1_PRT1_04	32	RW	–	00	0.12	11
OPR2_PRT0_04	33	RW	–	00	0.12	11
OPR2_PRT1_04	34	RW	–	00	0.12	11
OP_SEL_10	35	RW	–	00	0.12	11
OPR1_PRT0_10	36	RW	–	00	0.12	11
OPR1_PRT1_10	37	RW	–	00	0.12	11
OPR2_PRT0_10	38	RW	–	00	0.12	11
OPR2_PRT1_10	39	RW	–	00	0.12	11
OP_SEL_11	3A	RW	–	00	0.12	11
OPR1_PRT0_11	3B	RW	–	00	0.12	11
OPR1_PRT1_11	3C	RW	–	00	0.12	11
OPR2_PRT0_11	3D	RW	–	00	0.12	11
OPR2_PRT1_11	3E	RW	–	00	0.12	11
OP_SEL_12	3F	RW	–	00	0.12	11
OPR1_PRT0_12	40	RW	–	00	0.12	11
OPR1_PRT1_12	41	RW	–	00	0.12	11
OPR2_PRT0_12	42	RW	–	00	0.12	11
OPR2_PRT1_12	43	RW	–	00	0.12	11
OP_SEL_13	44	RW	–	00	0.12	11
OPR1_PRT0_13	45	RW	–	00	0.12	11
OPR1_PRT1_13	46	RW	–	00	0.12	11
OPR2_PRT0_13	47	RW	–	00	0.12	11
OPR2_PRT1_13	48	RW	–	00	0.12	11
OP_SEL_14	49	RW	–	00	0.12	11
OPR1_PRT0_14	4A	RW	–	00	0.12	11
OPR1_PRT1_14	4B	RW	–	00	0.12	11
OPR2_PRT0_14	4C	RW	–	00	0.12	11

**Register Map (continued)**

Name	Register Address (in Hex)	Access	Writable Only in SETUP Mode <sup>[11]</sup>	Factory Default Values of Registers (in Hex)	I2C Max ACK Time in Normal Mode (ms) <sup>[12, 13]</sup>	I2C Max ACK Time in Setup Mode (ms) <sup>[12, 13]</sup>
OPR2_PRT1_14	4D	RW	—	00	0.12	11
CS_NOISE_TH	4E	RW	—	28	0.11	11
CS_BL_UPD_TH	4F	RW	—	64	0.11	11
CS_SETL_TIME	50	RW	YES	A0	—	35
CS_OTH_SET	51	RW	YES	00	—	35
CS_HYSTESIS	52	RW	—	0A	0.11	11
CS_DEBOUNCE	53	RW	—	03	0.11	11
CS_NEG_NOISE_TH	54	RW	—	14	0.11	11
CS_LOW_BL_RST	55	RW	—	14	0.11	11
CS_FILTERING <sup>[15, 16]</sup>	56	RW	—	20	0.11	11
CS_SCAN_POS_00	57	RW	YES	FF	—	11
CS_SCAN_POS_01	58	RW	YES	FF	—	11
CS_SCAN_POS_02	59	RW	YES	FF	—	11
CS_SCAN_POS_03	5A	RW	YES	FF	—	11
CS_SCAN_POS_04	5B	RW	YES	FF	—	11
CS_SCAN_POS_10	5C	RW	YES	FF	—	11
CS_SCAN_POS_11	5D	RW	YES	FF	—	11
CS_SCAN_POS_12	5E	RW	YES	FF	—	11
CS_SCAN_POS_13	5F	RW	YES	FF	—	11
CS_SCAN_POS_14	60	RW	YES	FF	—	11
CS_FINGER_TH_00	61	RW	—	64	0.14	11
CS_FINGER_TH_01	62	RW	—	64	0.14	11
CS_FINGER_TH_02	63	RW	—	64	0.14	11
CS_FINGER_TH_03	64	RW	—	64	0.14	11
CS_FINGER_TH_04	65	RW	—	64	0.14	11
CS_FINGER_TH_10	66	RW	—	64	0.14	11
CS_FINGER_TH_11	67	RW	—	64	0.14	11
CS_FINGER_TH_12	68	RW	—	64	0.14	11
CS_FINGER_TH_13	69	RW	—	64	0.14	11
CS_FINGER_TH_14	6A	RW	—	64	0.14	11
CS_IDAC_00	6B	RW	—	0A	0.14	11
CS_IDAC_01	6C	RW	—	0A	0.14	11
CS_IDAC_02	6D	RW	—	0A	0.14	11
CS_IDAC_03	6E	RW	—	0A	0.14	11
CS_IDAC_04	6F	RW	—	0A	0.14	11

**Notes**

15. **Errata:** Added two on-chip filtering algorithms for improved CapSense performance and better noise immunity.
16. **Errata:** If a finger is on the sensor, during power-up the sensor triggers and the baseline gets stuck. Baseline is stuck only when Averaging Filter is enabled. For more information, see "Errata" on page 35.

**Register Map (continued)**

Name	Register Address (in Hex)	Access	Writable Only in SETUP Mode <sup>[17]</sup>	Factory Default Values of Registers (in Hex)	I2C Max ACK Time in Normal Mode (ms) <sup>[12, 13]</sup>	I2C Max ACK Time in Setup Mode (ms) <sup>[12, 13]</sup>
CS_IDAC_10	70	RW	–	0A	0.14	11
CS_IDAC_11	71	RW	–	0A	0.14	11
CS_IDAC_12	72	RW	–	0A	0.14	11
CS_IDAC_13	73	RW	–	0A	0.14	11
CS_IDAC_14	74	RW	–	0A	0.14	11
CS_SLID_CONFIG	75	RW	–	00	0.1	11
	76 <sup>[17]</sup>					
CS_SLID_MULM	77	RW	–	00	0.1	11
CS_SLID_MULL	78	RW	–	00	0.1	11
I2C_ADDR_LOCK	79	RW	–	01	0.11	11
DEVICE_ID	7A	R	–	A0	0.11	11
DEVICE_STATUS	7B	R	–	03	0.11	11
I2C_ADDR_DM	7C	RW	–	00	0.11	11
	7D <sup>[18]</sup>					
SLEEP_PIN	7E	RW	YES	00	0.1	11
SLEEP_CTRL	7F	RW	–	00	0.1	11
SLEEP_SA_CNTR	80	RW	–	00	0.1	11
CS_READ_BUTTON	81	RW	–	00	0.12	11
CS_READ_BLM	82	R	–	00	0.12	11
CS_READ_BLL	83	R	–	00	0.12	11
CS_READ_DIFFM	84	R	–	00	0.12	11
CS_READ_DIFFL	85	R	–	00	0.12	11
CS_READ_RAWM	86	R	–	00	0.12	11
CS_READ_RAWL	87	R	–	00	0.12	11
CS_READ_STATUSM	88	R	–	00	0.12	11
CS_READ_STATUSL	89	R	–	00	0.12	11
CS_READ_CEN_POSM	8A	R	–	00	0.12	11
CS_READ_CEN_POSL	8B	R	–	00	0.12	11
CS_READ_CEN_PEAKM	8C	R	–	00	0.12	11
CS_READ_CEN_PEAKL	8D	R	–	00	0.12	11
COMMAND_REG	A0	W	–	00	0.1	11

**Notes**

17. The registers 0x18–0x1B, 0x76, and 0x7D are reserved.  
 18. The registers 0x18–0x1B, 0x76, and 0x7D are reserved.

## CapSense Express Commands

Command <sup>[19]</sup>	Description	Executable Mode	Duration the Device is not accessible after ACK (in ms) <sup>[20]</sup>
W 00 A0 00	Get firmware revision	Setup/Normal	0
W 00 A0 01 <sup>[21]</sup>	Store current configuration to NVM	Setup/Normal	120
W 00 A0 02	Restore factory configuration	Setup/Normal	120
W 00 A0 03	Write NVM POR defaults	Setup/Normal	120
W 00 A0 04	Read NVM POR defaults	Setup/Normal	5
W 00 A0 05	Read current configurations (RAM)	Setup/Normal	5
W 00 A0 06	Reconfigure device (POR)	Setup	5
W 00 A0 07	Set Normal mode of operation	Setup/Normal	0
W 00 A0 08	Set Setup mode of operation	Setup/Normal	1.2*(loop time <sup>[22]</sup> + 1 ms)
W 00 A0 09	Start scan	Setup/Normal	10
W 00 A0 0A	Stop scan	Setup/Normal	5
W 00 A0 0B	Get CapSense scan status	Setup/Normal	0

## Register Conventions

This table lists the register conventions that are specific to this section.

Convention	Description
RW	Register has both read and write access
R	Register has only read access


### Notes

19. The 'W' indicates the write transfer. The next byte of data represents the 7-bit I<sup>2</sup>C address.
20. The "not accessible after ACK" timing values are the maximum values for 5-V and 3.3-V operation. The timing values for 2.7-V operation will be 4x these values. Refer to [Operating Voltages on page 19](#).
21. **Errata:** Save to flash command fails when the sleep interval is set to 512 or 64 Hz. For more information, see "[Errata](#)" on page 35.
22. # loop time can be measured by probing any sensor using an oscilloscope and measuring the time between two consecutive scans.


## Layout Guidelines and Best Practices

This section provides a set of high level rules for board design. Cypress also provides an extensive set of design guidelines for CapSense board designs. Refer to the "[Getting Started with CapSense Design Guide](#)" for complete system guidelines.

### CapSense Button Shapes




### Button Layout Design




X: Button to ground clearance (Refer to [Table 2 on page 17](#))

Y: Button to button clearance (Refer to [Table 2 on page 17](#))

### Recommended via Hole Placement



## Slider Shapes



## Dimensions for Slider Design

Parameter <sup>[23]</sup>	Min	Max	Recommended
Width of the Segment (A)	2 mm	—	8 mm <sup>[24]</sup>
Clearance between Segments (B)	0.5 mm	2 mm	0.5 mm
Height of the segment (C)	7 mm <sup>[25]</sup>	15 mm	12 mm

The recommended slider-segment width is based on an average human finger diameter of 9 mm. Refer to section “Slider-Segment Shape, Width, and Air Gap” in [“Getting Started with CapSense Design Guide”](#) for more details.

### Notes

23. The end segments of sliders should be grounded.
24. The recommended slider-segment width is based on an average human finger diameter of 9 mm. Refer to section “Slider-Segment Shape, Width, and Air Gap” in [“Getting Started with CapSense Design Guide”](#) for more details.
25. The minimum slider segment height of 7 mm is recommended based on a minimum human finger diameter of 7 mm. Slider height may be kept lower than 7 mm, provided the overlay thickness and CapSense tuning is such that an  $\text{SNR} \geq 5:1$  is achieved when the finger is placed in the middle of any segment.

**Table 2. Layout Guidelines and Best Practices**

S. No.	Category	Min	Max	Recommendations/Remarks
1	Button shape	–	–	Solid round pattern, round with LED hole, rectangle with round corners
2	Button size	5 mm	15 mm	10 mm
3	Button-button spacing	Equal to button ground clearance	–	8 mm [X]
4	Button ground clearance	0.5 mm	2 mm	Button ground clearance = overlay thicknesses
5	Slider segment pattern	–	–	–
	Saw tooth pattern			
6	Number of slider segments	5	10	Design can have one 5 segment slider or one 10 segment slider
7	Slider segment width	2 mm	–	8 mm[26]
8	Slider segment spacing	0.5 mm	2 mm	0.5 mm
9	Ground flood - top layer	–	–	Hatched ground 7 mil trace and 45 mil grid (15% filling)
10	Ground flood - bottom layer	–	–	Hatched ground 7 mil trace and 70 mil grid (10% filling)
11	Trace length from sensor to PSoC buttons	–	200 mm	< 100 mm.
12	Trace width	0.17 mm	0.20 mm	0.17 mm (7 mil)
13	Trace routing	–	–	Traces should be routed on the non sensor side. If any non CapSense trace crosses CapSense trace, ensure that intersection is orthogonal.
14	Via position for the sensors	–	–	Via should be placed near the edge of the button/slider to reduce trace length thereby increasing sensitivity.
15	Via hole size for sensor traces	–	–	10 mil
16	Number of vias on sensor trace	1	2	1
17	CapSense series resistor placement	–	10 mm	Place CapSense series resistors close to the device for noise suppression. CapSense resistors have highest priority place them first.
18	Distance between any CapSense trace to ground flood	10 mil	20 mil	20 mil
19	Device placement	–	–	Mount the device on the layer opposite to sensor. The CapSense trace length between the device and sensors should be minimum.
20	Placement of components in 2 layer PCB	–	–	Top layer sensor pads and bottom layer PSoC, other components and traces.
21	Placement of components in 4 layer PCB	–	–	Top layer – sensor pads, second layer – CapSense traces, third layer-hatched ground, bottom layer – PSoC, other components and non CapSense traces
22	Overlay material	–	–	Should be non-conductive material (glass, ABS plastic, formica)
23	Overlay adhesives	–	–	Adhesive should be non conductive and dielectrically homogenous. 467 MP and 468 MP adhesives made by 3M are recommended.
25	LED back lighting	–	–	Cut a hole in the sensor pad and use rear mountable LEDs. Refer to the PCB layout in the following diagrams.
26	Board thickness	–	–	Standard board thickness for CapSense FR4 based designs is 1.6 mm.

**Note**

26. The recommended slider-segment width is based on an average human finger diameter of 9 mm. Refer to section "Slider-Segment Shape, Width, and Air Gap" in "[Getting Started with CapSense Design Guide](#)" for more details.

The Recommended maximum overlay thickness is 5 mm (with external CSInt)/ 2 mm (without external CSInt). For more details, refer to the section "The Integrating Capacitor (Cint)" in [AN53490](#).

### Example PCB Layout Design with 5 Segment Slider, 2 Buttons with LED Backlighting

Figure 8. Top Layer






Figure 9. Bottom Layer



## Operating Voltages



For details on I<sup>2</sup>C 1x Ack time, refer to [Register Map on page 10](#) and [CapSense Express Commands on page 14](#). I<sup>2</sup>C 4x Ack time is approximately four times the values mentioned in these tables.

## CapSense Constraints

Parameter	Min	Typ	Max	Units	Notes
Parasitic capacitance ( $C_P$ ) of the CapSense sensor	–	–	30	pF	–
Supply voltage variation ( $V_{DD}$ )	–	–	$\pm 5\%$	–	–

## Absolute Maximum Ratings

Parameter	Description	Min	Typ	Max	Unit	Notes
T <sub>STG</sub>	Storage temperature	-55	25	+100	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is +25 °C ± 25 °C (0 °C to 50 °C). Extended duration storage temperatures above 65 °C degrade reliability
T <sub>BAKETEMP</sub>	Bake temperature	-	125	See Package label	°C	-
t <sub>BAKETIME</sub>	Bake time	See package label	-	72	Hours	-
T <sub>A</sub>	Ambient temperature with power applied	-40	-	+85	°C	-
V <sub>DD</sub>	Supply voltage on V <sub>DD</sub> relative to V <sub>SS</sub>	-0.5	-	+6.0	V	-
V <sub>IO</sub>	DC voltage on CapSense inputs and digital output pins	V <sub>SS</sub> - 0.5	-	V <sub>DD</sub> + 0.5	V	-
I <sub>MIC</sub>	Maximum current into any Digs pin	-25	-	+50	mA	-
ESD	Electro static discharge voltage	2000	-	-	V	Human body model ESD
LU	Latch-up current	-	-	200	mA	-

## Operating Temperature

Parameter	Description	Min	Typ	Max	Unit	Notes
T <sub>A</sub>	Ambient temperature	-40	-	+85	°C	-
T <sub>J</sub>	Junction temperature	-40	-	+100	°C	-

## Electrical Specifications

### DC Electrical Specifications

#### DC Chip-Level Specifications

**Table 3. DC Chip-Level Specifications**

Parameter	Description	Min	Typ	Max	Unit	Notes
V <sub>DD</sub>	Supply voltage	2.40	—	5.25	V	—
I <sub>DD</sub>	Supply current	—	1.5	2.5	mA	Conditions are V <sub>DD</sub> = 3.10 V, T <sub>A</sub> = 25 °C
I <sub>SB</sub>	Deep sleep mode current with POR and LVD active	—	2.6	4	µA	V <sub>DD</sub> = 2.55 V, 0 °C < T <sub>A</sub> < 40 °C
I <sub>SB</sub>	Deep sleep mode current with POR and LVD active	—	2.8	5	µA	V <sub>DD</sub> = 3.3 V, -40 °C < T <sub>A</sub> < 85 °C
I <sub>SB</sub>	Deep sleep mode current with POR and LVD active	—	5.2	6.4	µA	V <sub>DD</sub> = 5.25 V, -40 °C < T <sub>A</sub> < 85 °C

#### DC GPIO Specifications

**Table 4** lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_{\text{A}} \leq 85^{\circ}\text{C}$ , 3.10 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_{\text{A}} \leq 85^{\circ}\text{C}$ . Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

**Table 4. 5-V and 3.3-V DC GPIO Specifications**

Parameter	Description	Min	Typ	Max	Unit	Notes
V <sub>OH1</sub>	High output voltage on Port 0 pins	V <sub>DD</sub> – 0.2	—	—	V	I <sub>OH</sub> < 10 µA, V <sub>DD</sub> > 3.10 V, maximum of 20 mA source current in all I/Os.
V <sub>OH2</sub>	High output voltage on Port 0 pins	V <sub>DD</sub> – 0.9	—	—	V	I <sub>OH</sub> = 1 mA, V <sub>DD</sub> > 3.10 V, maximum of 20 mA source current in all I/Os.
V <sub>OH3</sub>	High output voltage on Port 1 pins	V <sub>DD</sub> – 0.2	—	—	V	I <sub>OH</sub> < 10 µA, V <sub>DD</sub> > 3.10 V, maximum of 20 mA source current in all I/Os.
V <sub>OH4</sub>	High output voltage on Port 1 pins	V <sub>DD</sub> – 0.9	—	—	V	I <sub>OH</sub> = 5 mA, V <sub>DD</sub> > 3.10 V, maximum of 20 mA source current in all I/Os.
V <sub>OL</sub>	Low output voltage	—	—	0.75	V	I <sub>OL</sub> = 20 mA/pin, V <sub>DD</sub> > 3.10, maximum of 60 mA sink current on even port pins and of 60 mA sink current on odd port pins.
I <sub>OH1</sub>	High output current on Port 0 pins	0.01	—	1	mA	V <sub>DD</sub> ≥ 3.1 V, maximum of 20 mA source current in all I/Os
I <sub>OH2</sub>	High output current on Port 1 pins	0.01	—	5	mA	V <sub>DD</sub> ≥ 3.1 V, maximum of 20 mA source current in all I/Os
I <sub>OL</sub>	Low output current	—	—	20	mA	V <sub>DD</sub> ≥ 3.1 V, maximum of 60 mA sink current on pins P0_2, P1_2, P1_3, P1_4 and 60 mA sink current on pins P0_0, P0_1, P0_3, P0_4, P1_0, P1_1
V <sub>IL</sub>	Input low voltage	—	—	0.75	V	V <sub>DD</sub> = 3.10 V to 3.6 V
V <sub>IH</sub>	Input High voltage	1.6	—	—	V	V <sub>DD</sub> = 3.10 V to 3.6 V
V <sub>IL</sub>	Input low voltage	—	—	0.8	V	V <sub>DD</sub> = 4.75 V to 5.25 V
V <sub>IH</sub>	Input High voltage	2.0	—	—	V	V <sub>DD</sub> = 4.75 V to 5.25 V
V <sub>H</sub>	Input hysteresis voltage	—	140	—	mV	—
I <sub>IL</sub>	Input leakage	—	1	—	nA	Gross tested to 1 µA.
C <sub>IN</sub>	Capacitive load on pins as input	0.5	1.7	5	pF	Package and pin dependent. Temp = 25 °C.
C <sub>OUT</sub>	Capacitive load on pins as output	0.5	1.7	5	pF	Package and pin dependent. Temp = 25 °C.

**Table 5** lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 2.4 V to 2.90 V and  $-40^{\circ}\text{C} < T_{\text{A}} < 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 2.7 V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 5. 2.7-V DC GPIO Specifications**

Parameter	Description	Min	Typ	Max	Unit	Notes
$V_{\text{OH}1}$	High output voltage on Port 0 pins	$V_{\text{DD}} - 0.2$	–	–	V	$I_{\text{OH}} < 10 \mu\text{A}$ , maximum of 10 mA source current in all I/Os.
$V_{\text{OH}2}$	High output voltage on Port 0 pins	$V_{\text{DD}} - 0.5$	–	–	V	$I_{\text{OH}} = 0.2 \text{ mA}$ , maximum of 10 mA source current in all I/Os.
$V_{\text{OH}3}$	High output voltage on Port 1 pins	$V_{\text{DD}} - 0.2$	–	–	V	$I_{\text{OH}} < 10 \mu\text{A}$ , maximum of 10 mA source current in all I/Os.
$V_{\text{OH}4}$	High output voltage on Port 1 pins	$V_{\text{DD}} - 0.5$	–	–	V	$I_{\text{OH}} = 2 \text{ mA}$ , maximum of 10 mA source current in all I/Os.
$V_{\text{OL}}$	Low output voltage	–	–	0.75	V	$I_{\text{OL}} = 10 \text{ mA}/\text{pin}$ , $V_{\text{DD}} > 3.10$ , maximum of 30 mA sink current on even port pins and of 30 mA sink current on odd port pins <sup>[27]</sup> .
$I_{\text{OH}}$	High output current	0.01	–	2	mA	$V_{\text{DD}} \leq 2.9 \text{ V}$ , maximum of 10 mA source current in all I/Os
$I_{\text{OL}1}$	Low output current on Port 0 pins	–	–	10	mA	$V_{\text{DD}} \leq 2.9 \text{ V}$ , maximum of 30 mA sink current on pins P0_2, P1_2, P1_3, P1_4 and 30 mA sink current on pins P0_0, P0_1, P0_3, P0_4, P1_0, P1_1
$I_{\text{OL}2}$	Low output current	–	–	20	mA	$V_{\text{DD}} \leq 2.9 \text{ V}$ , maximum of 50 mA sink current on pins P0_2, P1_2, P1_3, P1_4 and 50 mA sink current on pins P0_0, P0_1, P0_3, P0_4, P1_0, P1_1
$V_{\text{IL}}$	Input low voltage	–	–	0.75	V	$V_{\text{DD}} = 2.4 \text{ to } 2.90 \text{ V}$ and $3.10 \text{ V}$ to $3.6 \text{ V}$
$V_{\text{IH}1}$	Input High voltage	1.4	–	–	V	$V_{\text{DD}} = 2.4 \text{ to } 2.7 \text{ V}$
$V_{\text{IH}2}$	Input High voltage	1.6	–	–	V	$V_{\text{DD}} = 2.7 \text{ to } 2.90 \text{ V}$ and $3.10 \text{ V}$ to $3.6 \text{ V}$
$V_{\text{H}}$	Input hysteresis voltage	–	60	–	mV	–
$I_{\text{IL}}$	Input leakage	–	1	–	nA	Gross tested to $1 \mu\text{A}$
$C_{\text{IN}}$	Capacitive load on pins as input	0.5	1.7	5	pF	Package and pin dependent. Temp = $25^{\circ}\text{C}$
$C_{\text{OUT}}$	Capacitive load on pins as output	0.5	1.7	5	pF	Package and pin dependent. Temp = $25^{\circ}\text{C}$

**Note**

27. The maximum sink current is 20 mA for 20140 and 20142 devices and for all other devices the maximum sink current is 30 mA.

### DC POR Specifications

**Table 6. DC POR Specifications**

Parameter	Description	Min	Typ	Max	Unit	Notes
V <sub>PPPOR0</sub>	V <sub>DD</sub> Value for PPOR Trip V <sub>DD</sub> = 2.7 V	–	2.36	2.40	V	V <sub>DD</sub> must be greater than or equal to 2.5 V during startup or internal reset.
V <sub>PPPOR1</sub>	V <sub>DD</sub> = 3.3 V, 5 V	–	2.60	2.65	V	
VLVD0	V <sub>DD</sub> Value for LVD Trip					
VLVD2	V <sub>DD</sub> = 2.7 V	2.39	2.45	2.51	V	
VLVD6	V <sub>DD</sub> = 3.3 V	2.75	2.92	2.99	V	
	V <sub>DD</sub> = 5 V	3.98	4.05	4.12	V	

### DC Flash Write Specifications

This table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} < T_A < 85^{\circ}\text{C}$ , 3.10 V to 3.6 V and  $-40^{\circ}\text{C} < T_A < 85^{\circ}\text{C}$  or 2.4 V to 2.90 V and  $-40^{\circ}\text{C} < T_A < 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C. These are for design guidance only. Flash Endurance and Retention specifications are valid only within the range:  $25^{\circ}\text{C} \pm 20^{\circ}\text{C}$  during the flash write operation. It is at the user's own risk to operate out of this temperature range. If flash writing is done out of this temperature range, the endurance and data retention reduces.

**Table 7. DC Flash Write Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
V <sub>DDIWRITE</sub>	Supply voltage for flash write operations	2.7	–	–	V	–
I <sub>DDP</sub>	Supply current for flash write operations	–	5	25	mA	–
Flash <sub>ENPB</sub>	Flash endurance	50,000 <sup>[28]</sup>	–	–	–	Erase/write cycles
Flash <sub>DR</sub>	Flash data retention	10	–	–	Years	–

### DC I<sup>2</sup>C Specifications

This table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} < T_A < 85^{\circ}\text{C}$ , 3.10 V to 3.6 V and  $-40^{\circ}\text{C} < T_A < 85^{\circ}\text{C}$  or 2.4 V to 2.90 V and  $-40^{\circ}\text{C} < T_A < 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C. These are for design guidance only.

**Table 8. DC I<sup>2</sup>C Specifications**

Symbol <sup>[29]</sup>	Description	Min	Typ	Max	Units	Notes
V <sub>ILI2C</sub>	Input low level	–	–	0.3 × V <sub>DD</sub>	V	2.4 V ≤ V <sub>DD</sub> ≤ 2.9 V
		–	–	0.25 × V <sub>DD</sub>	V	3.1 V ≤ V <sub>DD</sub> ≤ 3.6 V
V <sub>IHI2C</sub>	Input high level	0.7 × V <sub>DD</sub>	–	–	V	4.75 V ≤ V <sub>DD</sub> ≤ 5.25 V
V <sub>OLP</sub>	Low output voltage	–	–	0.4	V	2.4 V ≤ V <sub>DD</sub> ≤ 5.25 V
C <sub>I2C</sub>	Capacitive load on I <sup>2</sup> C pins	0.5	1.7	5	pF	I <sub>OL</sub> = 5 mA/pin
Temp = 25 °C		–	–	–	–	Package and pin dependent.
R <sub>PU</sub>	Pull-up resistor	4	5.6	8	kΩ	–

### Notes

28. Commands involving flash writes (0x01, 0x02, 0x03) and flash read (0x04) must be executed only within the same VCC voltage range detected at POR (power on, or command 0x06) and above 2.7 V

29. All GPIO meet the DC GPIO V<sub>IL</sub> and V<sub>IH</sub> specifications found in the DC GPIO Specifications sections. The I<sup>2</sup>C GPIO pins also meet the above specs.

### CapSense Electrical Characteristics

Max (V)	Typ (V)	Min (V)	Conditions for Supply Voltage	Result
3.6	3.3	3.1	< 2.9	The device automatically reconfigures itself to work in 2.7 V mode of operation.
			> 2.9 or < 3.10	This range is not recommended for CapSense usage.
2.90	2.7	2.45	< 2.45 V	The scanning for CapSense parameters shuts down until the voltage returns to over 2.45 V.
			> 3.10	The device automatically reconfigures itself to work in 3.3 V mode of operation.
			< 2.4 V	The device goes into reset.
5.25	5.0	4.75	< 4.73 V	The scanning for CapSense parameters shuts down until the voltage returns to over 4.73 V.

### AC Electrical Specifications

#### AC Chip-Level Specifications

**Table 9. 5-V and 3.3-V AC Chip-Level Specifications**

Parameter	Description	Min	Typ	Max	Units	Notes
F <sub>32K1</sub>	Internal low-speed oscillator (ILO) frequency	15	32	64	kHz	Calculations during sleep operations are done based on ILO frequency.
t <sub>XRST</sub>	External reset pulse width	10	—	—	μs	—
t <sub>POWERUP</sub>	Time from end of POR to CPU executing code	—	150	—	ms	—
SR <sub>POWER_UP</sub>	Power supply slew rate	—	—	250	V/ms	—

**Table 10. 2.7-V AC Chip-Level Specifications**

Parameter	Description	Min	Typ	Max	Units	Notes
F <sub>32K1</sub>	ILO frequency	8	32	96	kHz	Calculations during sleep operations are done based on ILO frequency.
t <sub>XRST</sub>	External reset pulse width	10	—	—	μs	—
t <sub>POWERUP</sub>	Time from end of POR to CPU executing code	—	600	—	ms	—
SR <sub>POWER_UP</sub>	Power supply slew rate	—	—	250	V/ms	—

#### AC GPIO Specifications

**Table 11. 5-V and 3.3-V AC GPIO Specifications**

Parameter	Description	Min	Max	Unit	Notes
t <sub>Rise0</sub>	Rise time, strong mode, Cload = 50 pF, Port 0	15	80	ns	V <sub>DD</sub> = 3.10 V to 3.6 V and 4.75 V to 5.25 V, 10% to 90%
t <sub>Rise1</sub>	Rise time, strong mode, Cload = 50 pF, Port 1	10	50	ns	V <sub>DD</sub> = 3.10 V to 3.6 V, 10% – 90%
t <sub>Fall</sub>	Fall time, strong mode, Cload = 50 pF, all ports	10	50	ns	V <sub>DD</sub> = 3.10 V to 3.6 V and 4.75 V to 5.25 V, 10% to 90%

**Table 12. 2.7-V AC GPIO Specifications**

Parameter	Description	Min	Max	Unit	Notes
$t_{Rise0}$	Rise time, strong mode, Cload = 50 pF, Port 0	15	100	ns	$V_{DD} = 2.4 \text{ V to } 2.90 \text{ V, 10\% - 90\%}$
$t_{Rise1}$	Rise time, strong mode, Cload = 50 pF, Port 1	10	70	ns	$V_{DD} = 2.4 \text{ V to } 2.90 \text{ V, 10\% - 90\%}$
$t_{Fall}$	Fall time, strong mode, Cload = 50 pF	10	70	ns	$V_{DD} = 2.4 \text{ V to } 2.90 \text{ V, 10\% - 90\%}$

**AC I<sup>2</sup>C Specifications**
**Table 13. AC I<sup>2</sup>C Specifications**

Parameter	Description	Standard Mode		Fast Mode		Units	Notes
		Min	Max	Min	Max		
$F_{SCLI2C}$	SCL clock frequency	0	100	0	400	kbps	Fast mode not supported for $V_{DD} < 3.0 \text{ V}$
$t_{HDSTAI2C}$	Hold time (repeated) START condition. After this period, the first clock pulse is generated	4.0	–	0.6	–	μs	–
$t_{LOWI2C}$	LOW period of the SCL clock	4.7	–	1.3	–	μs	–
$t_{HIGHI2C}$	HIGH period of the SCL clock	4.0	–	0.6	–	μs	–
$t_{SUSTAI2C}$	Setup time for a repeated START condition	4.7	–	0.6	–	μs	–
$t_{HDDATI2C}$	Data hold time	0	–	0	–	μs	–
$t_{SUDATI2C}$	Data setup time	250	–	100	–	ns	–
$t_{SUSTOI2C}$	Setup time for STOP condition	4.0	–	0.6	–	μs	–
$t_{BUFI2C}$	BUS free time between a STOP and START condition	4.7	–	1.3	–	μs	–
$t_{SPII2C}$	Pulse width of spikes suppressed by the input filter	–	–	0	50	ns	–

**Figure 10. Definition of Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus**
