

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# CY8C20236A, CY8C20566A

# Automotive CapSense<sup>®</sup> Applications

#### **Features**


- Automotive Electronics Council (AEC) Q100 qualified
- Operating Range: 1.71 V to 5.5 V
- Low power CapSense® block
  - □ Configurable capacitive sensing elements
  - □ Supports SmartSense
  - Supports a combination of CapSense buttons, sliders, touchpads, touchscreens, and proximity sensors
- Powerful Harvard-architecture processor
  - □ M8C CPU speed can be up to 24 MHz or sourced by an external crystal, resonator, or clock signal
  - ☐ Low power at high speed
  - □ Interrupt controller
  - □ Temperature range: -40 °C to +85 °C
- Flexible on-chip memory
  - ☐ Two program/data storage size options:
    - CY8C20x36A: 8 KB flash/1 KB SRAM
    - CY8C20x66A: 32 KB flash/2 KB SRAM
  - □ 1,000 flash erase/write cycles
  - □ Partial flash updates
  - □ Flexible protection modes
  - □ In-system serial programming (ISSP)
- Precision, programmable clocking
  - □ Internal main oscillator (IMO): 6/12/24 MHz ± 5%
  - □ Internal low speed oscillator (ILO) at 32 kHz for watchdog and sleep timers
  - ☐ Precision 32 kHz oscillator for optional external crystal
- Programmable pin configurations
  - □ Up to 36 general-purpose I/Os (GPIOs) (depending on package)
  - □ Dual mode GPIO: All GPIOs support digital I/O and analog inputs
  - 25-mA sink current on each GPIO
    - 120 mA total sink current on all GPIOs
  - Pull-up, high Z, open-drain modes on all GPIOs
  - □ CMOS drive mode 5 mA source current on ports 0 and 1 and 1 mA on ports 2, 3, and 4
    - 20 mA total source current on all GPIOs
  - Selectable, regulated digital I/O on port 1
  - Configurable input threshold on port 1
  - □ Hot-swap capability on all Port 1 GPIO

- Versatile analog mux
- □ Common internal analog bus
- □ Simultaneous connection of I/O
- ☐ High power supply rejection ratio (PSRR) comparator
- Low-dropout voltage regulator for all analog resources
- Additional system resources
  - □ I<sup>2</sup>C Slave:
    - Selectable to 50 kHz, 100 kHz, or 400 kHz
    - · No clock stretching (under most conditions)
    - Implementation during sleep modes with less than 100 μA
    - · Hardware address validation
  - □ SPI master and slave: Configurable 46.9 kHz to 12 MHz
  - □ Three 16-bit timers
  - □ Watchdog and sleep timers
  - ☐ Internal voltage reference
  - □ Integrated supervisory circuit
  - □ 8 to 10-bit incremental analog-to-digital converter (ADC)
  - □ Two general-purpose high speed, low power analog comparators
- Complete development tools
  - ☐ Free development tool (PSoC Designer™)
  - □ Full-featured, in-circuit emulator (ICE) and programmer
  - ☐ Full-speed emulation
  - □ Complex breakpoint structure
  - □ 128 KB trace memory
- Package options
  - □ CY8C20x36A:16-Pin 3 × 3 × 0.6 mm QFN
  - □ CY8C20x66A: 48-Pin SSOP

**Cypress Semiconductor Corporation**Document Number: 001-63115 Rev. \*B



# **Logic Block Diagram**



#### Note

<sup>1.</sup> Internal voltage regulator for internal circuitry

# CY8C20236A, CY8C20566A



# Contents

PSoC® Functional Overview	4
PSoC Core	
CapSense System	
Additional System Resources	
Getting Started	
Application Notes	
Development Kits	
Training	
CYPros Consultants	
Solutions Library	
Technical Support	
Designing with PSoC Designer	
Select Components	
Configure Components	
Organize and Connect	
Generate, Verify, and Debug	
Pinouts	
16-Pin QFN (No E-Pad)	
48-Pin SSOP	
Electrical Specifications	9
Absolute Maximum Ratings	9
Operating Temperature	
DC Chip-Level Specifications	10
DC GPIO Specifications	
DC Analog Mux Bus Specifications	13
DC Low Power Comparator Specifications	13
Comparator User Module Electrical Specifications	
ADC Electrical Specifications	
DC POR and LVD Specifications	15

DC Programming Specifications	15
AC Chip-Level Specifications	16
AC General Purpose I/O Specifications	17
AC Comparator Specifications	17
AC External Clock Specifications	17
AC Programming Specifications	18
AC I2C Specifications	
Packaging Information	22
Thermal Impedances	23
Solder Reflow Specifications	23
Development Tool Selection	24
Software	24
Development Kits	24
Evaluation Tools	25
Device Programmers	25
Accessories (Emulation and Programming)	25
Ordering Information	
Ordering Code Definitions	26
Reference Information	27
Acronyms	27
Reference Documents	
Document Conventions	27
Glossary	28
Document History Page	29
Sales, Solutions, and Legal Information	29
Worldwide Sales and Design Support	29
Products	
PSoC Solutions	20



# PSoC® Functional Overview

The PSoC family consists of on-chip controller devices, which are designed to replace multiple traditional microcontroller unit (MCU)-based components with one, low cost single-chip programmable component. A PSoC device includes configurable analog and digital blocks, and programmable interconnect. This architecture allows the user to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The architecture for this device family, as shown in the Logic Block Diagram on page 2, consists of three main areas:

- The Core
- CapSense Analog System
- System Resources (including a full-speed USB port).

A common, versatile bus allows connection between I/O and the analog system.

Each CY8C20x36A/66A PSoC device includes a dedicated CapSense block that provides sensing and scanning control circuitry for capacitive sensing applications. Depending on the PSoC package, up to 36 GPIO are also included. The GPIO provides access to the MCU and analog mux.

#### **PSoC Core**

The PSoC Core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and IMO and ILO. The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a 4-MIPS, 8-bit Harvard-architecture microprocessor.


#### CapSense System

The analog system contains the capacitive sensing hardware. Several hardware algorithms are supported. This hardware performs capacitive sensing and scanning without requiring external components. The analog system is composed of the CapSense PSoC block and an internal 1 V or 1.2 V analog reference, which together support capacitive sensing of up to 33 inputs<sup>[2]</sup>. Capacitive sensing is configurable on each GPIO pin. Scanning of enabled CapSense pins are completed quickly and easily across multiple ports.

#### SmartSense™

SmartSense is an innovative solution from Cypress that removes manual tuning of CapSense applications. This solution is easy to use and provides a robust noise immunity. It is the only autotuning solution that establishes, monitors, and maintains all required tuning parameters. SmartSense allows engineers to go from prototyping to mass production without re-tuning for manufacturing variations in PCB and/or overlay material properties.

Figure 1. CapSense System Block Diagram



#### Analog Multiplexer System

The Analog Mux Bus can connect to every GPIO pin. Pins are connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with the CapSense block comparator.

Switch control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Complex capacitive sensing interfaces, such as sliders and touchpads.
- Chip-wide mux that allows analog input from any I/O pin.
- Crosspoint connection between any I/O pin combinations.

#### Note

2. 36 GPIOs = 33 pins for capacitive sensing+2 pins for  $I^2C + 1$  pin for modulator capacitor.



#### **Additional System Resources**

System resources provide additional capability, such as I<sup>2</sup>C slave, SPI master, or SPI slave interfaces, three 16-bit programmable timers, and various system resets supported by the M8C.

These system resources provide additional capability useful to complete systems. Additional resources include low voltage detection and power on reset. The merits of each system resource are listed here:

- The I<sup>2</sup>C slave/SPI master-slave module provides 50/100/400 kHz communication over two wires. SPI communication over three or four wires runs at speeds of 46.9 kHz to 3 MHz (lower for a slower system clock).
- The I<sup>2</sup>C hardware address recognition feature reduces the already low power consumption by eliminating the need for CPU intervention until a packet addressed to the target device is received.
- The I<sup>2</sup>C enhanced slave interface appears as a 32-byte RAM buffer to the external I<sup>2</sup>C master. Using a simple predefined protocol, the master controls the read and write pointers into the RAM. When this method is enabled, the slave does not stall the bus when receiving data bytes in active mode. For usage details, refer to the application note I2C Enhanced Slave Operation AN56007.
- Low-voltage detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced power-on-reset (POR) circuit eliminates the need for a system supervisor.
- An internal reference provides an absolute reference for capacitive sensing.
- A register-controlled bypass mode allows the user to disable the LDO regulator.

# **Getting Started**

The quickest way to understand PSoC silicon is to read this datasheet and then use the PSoC Designer Integrated Development Environment (IDE). This datasheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications.

For in depth information, along with detailed programming details, see the Technical Reference Manual for the CY8C20x36A/66A PSoC devices.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web at www.cypress.com/psoc.

#### **Application Notes**

Application notes are an excellent introduction to the wide variety of possible PSoC designs. They are located at www.cypress.com/psoc. Select Application Notes under the Documentation tab.

### **Development Kits**

PSoC Development Kits are available online from Cypress at www.cypress.com/shop and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark. Refer to Development Kits on page 24.

#### **Training**

Free PSoC and CapSense technical training (on demand, webinars, and workshops) is available online at www.cypress.com/training. The training covers a wide variety of topics and skill levels to assist you in your designs.

#### **CYPros Consultants**

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant go to www.cypress.com/cypros.

#### Solutions Library

Visit our growing library of solution focused designs at www.cypress.com/solutions. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

#### **Technical Support**

For assistance with technical issues, search KnowledgeBase articles and forums at <a href="https://www.cypress.com/support">www.cypress.com/support</a>. If you cannot find an answer to your question, create a technical support case or call technical support at 1-800-541-4736.



# **Designing with PSoC Designer**

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions.

The PSoC development process can be summarized in the following four steps:

- 1. Select User Modules
- 2. Configure User Modules
- 3. Organize and Connect
- 4. Generate, Verify, and Debug

#### **Select Components**

PSoC Designer provides a library of pre-built, pre-tested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

## **Configure Components**

Each of the User Modules you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more

digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the User Module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

#### **Organize and Connect**

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

#### Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition

to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.



### **Pinouts**


The CY8C20x36A/66A PSoC device is available in a variety of packages, which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital I/O and connection to the common analog bus. However,  $V_{SS}$ ,  $V_{DD}$ , and XRES are not capable of Digital I/O.

#### 16-Pin QFN (No E-Pad)

Table 1. Pin Definitions - CY8C20236A PSoC Device

Pin	Ту	ре	Name	Description
No.	Digital	Analog	Ivallie	Description
1	I/O	I	P2[5]	ECO output (XOut)
2	I/O	I	P2[3]	ECO input (XIn)
3	I/OHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS
4	I/OHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO
5	I/OHR	I	P1[3]	SPI SCLK
6	I/OHR	I	P1[1]	ISSP CLK <sup>[3]</sup> , I <sup>2</sup> C SCL, SPI MOSI
7	Po	wer	$V_{SS}$	Ground connection
8	I/OHR	I	P1[0]	ISSP DATA <sup>[3]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>[4]</sup>
9	I/OHR	I	P1[2]	
10	I/OHR	I	P1[4]	Optional external clock input (EXTCLK)
11	Inj	put	XRES	Active high external reset with internal pull-down
12	I/OH	I	P0[4]	
13	Power V		$V_{DD}$	Supply voltage
14	I/OH	I	P0[7]	
15	I/OH	I	P0[3]	Integrating input
16	I/OH	I	P0[1]	Integrating input

Figure 2. CY8C20236A PSoC Device



**LEGEND** A = Analog, I = Input, O = Output, H = 5 mA High Output Drive, R = Regulated Output.

#### Notes

<sup>3.</sup> On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1])line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

<sup>4.</sup> Alternate SPI clock.



#### 48-Pin SSOP

# Table 2. Pin Definitions – CY8C20566A PSoC Device<sup>[5]</sup>

Pin	Туј	ре		_
No.	Digi- tal	Ana- log	Name	Description
1	I/OH	I	P0[7]	
2	I/OH	I	P0[5]	
3	I/OH	I	P0[3]	Integrating input
4	I/OH	I	P0[1]	Integrating input
5	I/O	I	P2[7]	
6	I/O	I	P2[5]	ECO output (XOut)
7	I/O	I	P2[3]	ECO input (XIn)
8	I/O	I	P2[1]	
9			NC	No connection
10			NC	No connection
11	I/O	I	P4[3]	
12	I/O	I	P4[1]	
13		•	NC	No connection
14	I/O	I	P3[7]	
15	I/O	I	P3[5]	
16	I/O	I	P3[3]	
17	I/O	I	P3[1]	
18		•	NC	No connection
19			NC	No connection
20	I/OHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS
21	I/OHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO
22	I/OHR	I	P1[3]	SPI CLK
23	I/OHR	I	P1[1]	ISSP CLK <sup>[5]</sup> , I <sup>2</sup> C SCL, SPI MOSI
24	Power	•	$V_{SS}$	Ground connection
25	I/OHR	I	P1[0]	ISSP DATA <sup>[5]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>[6]</sup>
26	I/OHR	I	P1[2]	
27	I/OHR	I	P1[4]	Optional external clock input (EXT CLK)
28	I/OHR	ı	P1[6]	
29			NC	No connection
30			NC	No connection
31			NC	No connection
32			NC	No connection
33			NC	No connection

Figure 3. CY8C20566A PSoC Device

31			NC	No connection						
32			NC	No connection	Pin	Ту	ре			
33			NC	No connection	No.	Dig- ital	Dig- An- ital alog	Name	Description	
34			NC	No connection	41	I/O	1	P2[2]		
35	Input		XRES	Active high external reset with internal pull-	42	I/O	I	P2[4]		
				down	43	I/O	I	P2[6]		
36	I/O	I	P3[0]		44	I/OH	I	P0[0]		
37	I/O	I	P3[2]		45	I/OH	I	P0[2]		
38	I/O	I	P3[4]		46	I/OH	I	P0[4]		
39	I/O	I	P3[6]		47	I/OH	I	P0[6]		
40	I/O	1	P2[0]		48	Powe	r	$V_{DD}$	Supply voltage	

**LEGEND** A = Analog, I = Input, O = Output, NC = No Connection, H = 5 mA High Output Drive, R = Regulated Output Option.

#### Notes

On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1])line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

6. Alternate SPI clock.



# **Electrical Specifications**

This section presents the DC and AC electrical specifications of the CY8C20x36A/66A PSoC devices. For the latest electrical specifications, confirm that you have the most recent datasheet by visiting the web at http://www.cypress.com/psoc.




Figure 4. Voltage versus CPU Frequency

#### **Absolute Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

**Table 3. Absolute Maximum Ratings** 

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>STG</sub>	Storage temperature	Higher storage temperatures reduce data retention time. Recommended Storage Temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 85 °C degrades reliability.	-55	+25	+125	°C
$V_{DD}$	Supply voltage relative to V <sub>SS</sub>	-	-0.5	_	+6.0	V
V <sub>IO</sub>	DC input voltage	-	V <sub>SS</sub> - 0.5	_	$V_{DD} + 0.5$	V
V <sub>IOZ</sub>	DC voltage applied to tristate	_	V <sub>SS</sub> - 0.5	_	$V_{DD} + 0.5$	V
I <sub>MIO</sub>	Maximum current into any port pin	_	-25	_	+50	mA
ESD	Electro static discharge voltage	Human body model ESD	2000	-	_	V
LU	Latch-up current	In accordance with JESD78 standard	_	_	200	mA

# **Operating Temperature**

**Table 4. Operating Temperature** 

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>A</sub>	Ambient temperature	_	-40	_	+85	°C
TJ		The temperature rise from ambient to junction is package specific. Refer the table Thermal Impedances per Package on page 23. The user must limit the power consumption to comply with this requirement.	-40	-	+100	°C



### **DC Chip-Level Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

#### Table 5. DC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>DD</sub> <sup>[7, 8, 9, 10]</sup>	Supply voltage	Refer the table DC POR and LVD Specifications on page 15	1.71	_	5.50	V
I <sub>DD24</sub>	Supply current, IMO = 24 MHz	Conditions are $V_{DD} \le 3.0$ V, $T_A = 25$ °C, CPU = 24 MHz. CapSense running at 12 MHz, no I/O sourcing current	-	3.32	4.00	mA
I <sub>DD12</sub>	Supply current, IMO = 12 MHz	Conditions are $V_{DD} \le 3.0 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$ , CPU = 12 MHz. CapSense running at 12 MHz, no I/O sourcing current	-	1.86	2.60	mA
I <sub>DD6</sub>	Supply current, IMO = 6 MHz	Conditions are $V_{DD} \le 3.0$ V, $T_A = 25$ °C, CPU = 6 MHz. CapSense running at 6 MHz, no I/O sourcing current	-	1.13	1.80	mA
I <sub>SB0</sub>	Deep sleep current	$V_{DD} \le 3.0 \text{ V}, T_A = 25 ^{\circ}\text{C}, \text{I/O regulator turned off}$	_	0.10	0.50	μА
I <sub>SB1</sub>	Standby current with POR, LVD and sleep timer	$V_{DD} \le 3.0 \text{ V}, T_A = 25 ^{\circ}\text{C}, \text{I/O regulator turned off}$	_	1.07	1.50	μА

- When V<sub>DD</sub> remains in the range from 1.71 V to 1.9 V for more than 50 μsec, the slew rate when moving from the 1.71 V to 1.9 V range to greater than 2 V must be slower than 1 V/500 μsec to avoid triggering POR. The only other restriction on slew rates for any other voltage range or transition is the SR<sub>POWER\_UP</sub> parameter.
- 8. If powering down in standby sleep mode, to properly detect and recover from a V<sub>DD</sub> brown out condition any of the following actions must be taken:

  - a. Bring the device out of sleep before powering down.
     b. Assure that V<sub>DD</sub> falls below 100 mV before powering back up.
     c. Set the No Buzz bit in the OSC\_CR0 register to keep the voltage monitoring circuit powered during sleep.
     d. Increase the buzz rate to assure that the falling edge of V<sub>DD</sub> is captured. The rate is configured through the PSSDC bits in the SLP\_CFG register. For the referenced registers, refer to the CY8C20x30 Technical Reference Manual. In deep sleep mode, additional low power voltage monitoring circuitry allows V<sub>DD</sub> brown out conditions to be detected for edge rates slower than 1V/ms.
- 9. For USB mode, the V<sub>DD</sub> supply for bus-powered application should be limited to 4.35V-5.35V. For self-powered application, V<sub>DD</sub> should be 3.15 V-3.45 V.
- 10. For proper CapSense block functionality, if the drop in V<sub>DD</sub> exceeds 5% of the base V<sub>DD</sub>, the rate at which V<sub>DD</sub> drops should not exceed 200 mV/s. Base V<sub>DD</sub> can be between 1.8 V and 5.5 V



# **DC GPIO Specifications**

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , 2.4 V to 3.0 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 1.71 V to 2.4 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3 V at 25 C and are for design guidance only.

Table 6. 3.0-V to 5.5-V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>PU</sub>	Pull-up resistor	_	4	5.60	8	kΩ
V <sub>OH1</sub>	High output voltage Port 2 or 3 pins	IOH $\leq$ 10 $\mu$ A, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	-	_	V
V <sub>OH2</sub>	High output voltage Port 2 or 3 Pins	IOH = 1 mA, maximum of 20 mA source current in all I/Os	V <sub>DD</sub> – 0.90	-	_	V
V <sub>OH3</sub>	High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1	IOH < 10 $\mu$ A, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	_	_	V
V <sub>OH4</sub>	High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1	IOH = 5 mA, maximum of 20 mA source current in all I/Os	V <sub>DD</sub> – 0.90	_	_	V
V <sub>OH5</sub>	High output voltage Port 1 Pins with LDO Regulator Enabled for 3 V out	IOH < 10 $\mu$ A, V <sub>DD</sub> > 3.1 V, maximum of 4 I/Os all sourcing 5 mA	2.85	3.00	3.30	V
V <sub>OH6</sub>	High output voltage Port 1 pins with LDO regulator enabled for 3 V out	IOH = 5 mA, V <sub>DD</sub> > 3.1V, maximum of 20 mA source current in all I/Os	2.20	_	_	V
V <sub>OH7</sub>	High output voltage Port 1 pins with LDO enabled for 2.5 V out	IOH < 10 μA, V <sub>DD</sub> > 2.7 V, maximum of 20 mA source current in all I/Os	2.35	2.50	2.75	V
V <sub>OH8</sub>	High output voltage Port 1 pins with LDO enabled for 2.5 V out	IOH = 2 mA, V <sub>DD</sub> > 2.7 V, maximum of 20 mA source current in all I/Os	1.90	-	_	V
V <sub>OH9</sub>	High output voltage Port 1 pins with LDO enabled for 1.8 V out	IOH < 10 μA, V <sub>DD</sub> > 2.7 V, maximum of 20 mA source current in all I/Os	1.60	1.80	2.10	V
V <sub>OH10</sub>	High output voltage Port 1 pins with LDO enabled for 1.8 V out	IOH = 1 mA, V <sub>DD</sub> > 2.7 V, maximum of 20 mA source current in all I/Os	1.20	-	_	V
V <sub>OL</sub>	Low output voltage	IOL = 25 mA, V <sub>DD</sub> > 3.3 V, maximum of 60 mA sink current on even port pins (for example, P0[2] and P1[4]) and 60 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	-	0.75	V
V <sub>IL</sub>	Input low voltage	_	_	_	0.80	V
V <sub>IH</sub>	Input high voltage	_	2.00		_	V
V <sub>H</sub>	Input hysteresis voltage	_	_	80	_	mV
I <sub>IL</sub>	Input leakage (Absolute Value)	_	-	0.001	1	μА
C <sub>PIN</sub>	Pin capacitance	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF



Table 7. 2.4-V to 3.0-V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>PU</sub>	Pull-up resistor	_	4	5.60	8	kΩ
V <sub>OH1</sub>	High output voltage Port 2 or 3 pins	IOH < 10 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.20	-	_	V
V <sub>OH2</sub>	High output voltage Port 2 or 3 Pins	IOH = 0.2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.40	-	_	V
V <sub>OH3</sub>	High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1	IOH < 10 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.20	-	_	V
V <sub>OH4</sub>	High output voltage Port 0 or 1 pins with LDO regulator Disabled for Port 1	IOH = 2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> - 0.50	ı	_	V
V <sub>OH5A</sub>	High output voltage Port 1 pins with LDO enabled for 1.8 V out	IOH < 10 $\mu$ A, V <sub>DD</sub> > 2.4 V, maximum of 20 mA source current in all I/Os	1.50	1.80	2.10	V
V <sub>OH6A</sub>	High output voltage Port 1 pins with LDO enabled for 1.8 V out	IOH = 1 mA, V <sub>DD</sub> > 2.4 V, maximum of 20 mA source current in all I/Os	1.20	ı	_	V
V <sub>OL</sub>	Low output voltage	IOL = 10 mA, maximum of 30 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	1	0.75	V
V <sub>IL</sub>	Input low voltage	_	_	_	0.72	V
V <sub>IH</sub>	Input high voltage	_	1.40	_		V
V <sub>H</sub>	Input hysteresis voltage	_	_	80	_	mV
I <sub>IL</sub>	Input leakage (absolute value)	_	_	1	1000	nA
C <sub>PIN</sub>	Capacitive load on pins	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF

Table 8. 1.71-V to 2.4-V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>PU</sub>	Pull-up resistor	_	4	5.60	8	kΩ
V <sub>OH1</sub>	High output voltage Port 2 or 3 pins	IOH = 10 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	-	_	V
V <sub>OH2</sub>	High output voltage Port 2 or 3 pins	IOH = 0.5 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.50	-	_	V
V <sub>OH3</sub>	High output voltage Port 0 or 1 pins with LDO regulator Disabled for Port 1	IOH = 100 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	-	_	V
V <sub>OH4</sub>	High output voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1	IOH = 2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.50	_	_	V
V <sub>OL</sub>	Low output voltage	IOL = 5 mA, maximum of 20 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	_	0.40	V
V <sub>IL</sub>	Input low voltage	-	_	_	0.30 × V <sub>DD</sub>	٧
V <sub>IH</sub>	Input high voltage	-	0.65 × V <sub>DD</sub>	_	_	V

Document Number: 001-63115 Rev. \*B



Table 8. 1.71-V to 2.4-V DC GPIO Specifications (continued)

Symbol	Description	Conditions	Min	Тур	Max	Units
$V_{H}$	Input hysteresis voltage	_	_	80	-	mV
I <sub>IL</sub>	Input leakage (absolute value)	_	_	1	1000	nA
C <sub>PIN</sub>	Capacitive load on pins	Package and pin dependent temp = 25 °C	0.50	1.70	7	pF

# **DC Analog Mux Bus Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 9. DC Analog Mux Bus Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>SW</sub>	Switch resistance to common analog bus	_	_	_	800	Ω
R <sub>GND</sub>	Resistance of initialization switch to $V_{\rm SS}$	_	1	_	800	Ω

The maximum pin voltage for measuring  $\rm R_{SW}$  and  $\rm R_{GND}$  is 1.8  $\rm V$ 

#### **DC Low Power Comparator Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 10. DC Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
$V_{LPC}$	Low power comparator (LPC) common mode	Maximum voltage limited to V <sub>DD</sub>	0.0	_	1.8	V
I <sub>LPC</sub>	LPC supply current	_	_	10	40	μΑ
V <sub>OSLPC</sub>	LPC voltage offset	_	_	2.5	30	mV

Document Number: 001-63115 Rev. \*B Page 13 of 29



# **Comparator User Module Electrical Specifications**

The following table lists the guaranteed maximum and minimum specifications. Unless stated otherwise, the specifications are for the entire device voltage and temperature operating range:  $-40^{\circ}\text{C} <= \text{TA} <= 85^{\circ}\text{C}$ ,  $1.71\text{V} <= \text{V}_{DD} <= 5.5\text{V}$ .

**Table 11. Comparator User Module Electrical Specifications** 

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>COMP</sub>	Comparator response time	50 mV overdrive	_	70	100	ns
Offset		Valid from 0.2 V to V <sub>DD</sub> – 0.2 V	_	2.5	30	mV
Current		Average DC current, 50 mV overdrive	_	20	80	μА
PSRR	Supply voltage > 2 V	Power supply rejection ratio	_	80	_	dB
ronn	Supply voltage < 2 V	Power supply rejection ratio	_	40	_	dB
Input range		_	0		1.5	V

#### **ADC Electrical Specifications**

#### **Table 12.ADC User Module Electrical Specifications**

Symbol	Description	Conditions	Min	Тур	Max	Units
Input		•	•		·	'
V <sub>IN</sub>	Input voltage range	_	0	_	VREFADC	V
C <sub>IIN</sub>	Input capacitance	_	_	_	5	pF
R <sub>IN</sub>	Input resistance	Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution	1/(500fF × data clock)	1/(400fF × data clock)	1/(300fF × data clock)	Ω
Reference		1	l	l	<u> </u>	
V <sub>REFADC</sub>	ADC reference voltage	_	1.14	_	1.26	V
<b>Conversion Rate</b>		1	l	l	<u> </u>	
F <sub>CLK</sub>	Data clock	Source is chip's internal main oscillator. See AC Chip-Level Specifications for accuracy	2.25	_	6	MHz
S8	8-bit sample rate	Data clock set to 6 MHz. sample rate = 0.001/ (2^Resolution/Data Clock)	-	23.43	-	ksps
S10	10-bit sample rate	Data clock set to 6 MHz. sample rate = 0.001/ (2^resolution/data clock)	_	5.85	_	ksps
DC Accuracy		1	l	l	<u> </u>	
RES	Resolution	Can be set to 8-, 9-, or 10-bit	8	_	10	bits
DNL	Differential nonlinearity	_	-1	_	+2	LSB
INL	Integral nonlinearity	_	-2	_	+2	LSB
E <sub>OFFSET</sub>	Offset error	8-bit resolution	0	3.20	19.20	LSB
		10-bit resolution	0	12.80	76.80	LSB
E <sub>GAIN</sub>	Gain error	For any resolution	<b>-</b> 5	_	+5	%FSR
Power	•	•	•	•	•	
I <sub>ADC</sub>	Operating current	_	_	2.10	2.60	mA
PSRR	Power supply rejection ratio	PSRR (V <sub>DD</sub> > 3.0 V)	_	24	_	dB
		PSRR (V <sub>DD</sub> < 3.0 V)	_	30	-	dB



# **DC POR and LVD Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 13. DC POR and LVD Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>POR0</sub>	1.66 V selected in PSoC Designer	DD C	1.61	1.66	1.71	V
V <sub>POR1</sub>	2.36 V selected in PSoC Designer	during startup, reset from the XRES pin, or reset from watchdog.	_	2.36	2.41	
V <sub>POR2</sub>	2.60 V selected in PSoC Designer	reset from waterladg.	_	2.60	2.66	
V <sub>POR3</sub>	2.82 V selected in PSoC Designer	1	_	2.82	2.95	
$V_{LVD0}$	2.45 V selected in PSoC Designer	_	2.40	2.45	2.51	V
$V_{LVD1}$	2.71 V selected in PSoC Designer		2.64 <sup>[11]</sup>	2.71	2.78	
$V_{LVD2}$	2.92 V selected in PSoC Designer		2.85 <sup>[12]</sup>	2.92	2.99	
$V_{LVD3}$	3.02 V selected in PSoC Designer		2.95 <sup>[13]</sup>	3.02	3.09	
$V_{LVD4}$	3.13 V selected in PSoC Designer		3.06	3.13	3.20	
$V_{LVD5}$	1.90 V selected in PSoC Designer		1.84	1.90	2.32	
$V_{LVD6}$	1.80 V selected in PSoC Designer		1.75 <sup>[14]</sup>	1.80	1.84	
$V_{LVD7}$	4.73 V selected in PSoC Designer		4.62	4.73	4.83	

# **DC Programming Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 14. DC Programming Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>DDIWRITE</sub>	Supply voltage for flash write operations	_	1.71	_	5.25	V
I <sub>DDP</sub>	Supply current during programming or verify	_	_	5	25	mA
V <sub>ILP</sub>	Input low voltage during programming or verify	See the appropriate DC GPIO Specifications on page 11	_	_	V <sub>IL</sub>	V
V <sub>IHP</sub>	Input high voltage during programming or verify	See appropriate DC GPIO Specifications on page 11 table on pages 15 or 16	V <sub>IH</sub>	_	-	V
I <sub>ILP</sub>	Input current when Applying V <sub>ILP</sub> to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	-	_	0.2	mA
I <sub>IHP</sub>	Input current when applying V <sub>IHP</sub> to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	-	_	1.5	mA
V <sub>OLP</sub>	Output low voltage during programming or verify		_	_	V <sub>SS</sub> + 0.75	V
V <sub>OHP</sub>	Output high voltage during programming or verify	See appropriate DC GPIO Specifications on page 11 table on page 16. For $V_{DD} > 3V$ use $V_{OH4}$ in Table 4 on page 9.	V <sub>OH</sub>	_	V <sub>DD</sub>	V
Flash <sub>ENPB</sub>	Flash write endurance	Erase/write cycles per block	50,000	_	_	_
Flash <sub>DR</sub>	Flash data retention	Following maximum Flash write cycles; ambient temperature of 55 °C	20	_	_	Years

<sup>11.</sup> Always greater than 50 mV above V<sub>PPOR1</sub> voltage for falling supply.
12. Always greater than 50 mV above V<sub>PPOR2</sub> voltage for falling supply.
13. Always greater than 50 mV above V<sub>PPOR3</sub> voltage for falling supply.
14. Always greater than 50 mV above V<sub>PPOR0</sub> voltage for falling supply.



# **AC Chip-Level Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

# Table 15. AC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>IMO24</sub>	Internal main oscillator frequency at 24 MHz Setting	_	22.8	24	25.2	MHz
F <sub>IMO12</sub>	Internal main oscillator frequency at 12 MHz setting	-	11.4	12	12.6	MHz
F <sub>IMO6</sub>	Internal main oscillator frequency at 6 MHz setting	_	5.7	6.0	6.3	MHz
F <sub>CPU</sub>	CPU frequency	-	0.75	_	25.20	MHz
F <sub>32K1</sub>	Internal low speed oscillator frequency	-	19	32	50	kHz
F <sub>32K_U</sub>	Internal low speed oscillator (ILO) untrimmed frequency)	_	13	32	82	kHz
DC <sub>IMO</sub>	Duty cycle of IMO	-	40	50	60	%
DC <sub>ILO</sub>	Internal low speed oscillator duty cycle	-	40	50	60	%
SR <sub>POWER_UP</sub>	Power supply slew rate	V <sub>DD</sub> slew rate during power-up	_	_	250	V/ms
t <sub>XRST</sub>	External reset pulse width at power-up	After supply voltage is valid	1	_	-	ms
t <sub>XRST2</sub>	External reset pulse width after power-up <sup>[15]</sup>	Applies after part has booted	10	_	_	μS

15. The minimum required XRES pulse length is longer when programming the device (see Table 19 on page 18).




# **AC General Purpose I/O Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 16. AC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>GPIO</sub>	GPIO operating frequency	Normal strong mode Port 0, 1	0	_	6 MHz for 1.71 V <v<sub>DD &lt; 2.40 V</v<sub>	MHz
			0	_	12 MHz for 2.40 V < V <sub>DD</sub> < 5.50 V	MHz
t <sub>RISE23</sub>	Rise time, strong mode, Cload = 50 pF Ports 2 or 3	$V_{DD} = 3.0 \text{ to } 3.6 \text{ V}, 10\% \text{ to } 90\%$	15	-	80	ns
t <sub>RISE23L</sub>	Rise time, strong mode low supply, Cload = 50 pF, Ports 2 or 3	$V_{DD} = 1.71 \text{ to } 3.0 \text{ V}, 10\% \text{ to } 90\%$	15	-	80	ns
t <sub>RISE01</sub>	Rise time, strong mode, Cload = 50 pF Ports 0 or 1	V <sub>DD</sub> = 3.0 to 3.6 V, 10% to 90% LDO enabled or disabled	10	_	50	ns
t <sub>RISE01L</sub>	Rise time, strong mode low supply, Cload = 50 pF, Ports 0 or 1	V <sub>DD</sub> = 1.71 to 3.0 V, 10% to 90% LDO enabled or disabled	10	_	80	ns
t <sub>FALL</sub>	Fall time, strong mode, Cload = 50 pF all ports	$V_{DD} = 3.0 \text{ to } 3.6 \text{ V}, 10\% \text{ to } 90\%$	10	_	50	ns
t <sub>FALLL</sub>	Fall time, strong mode low supply, Cload = 50 pF, all ports	$V_{DD} = 1.71 \text{ to } 3.0 \text{ V}, 10\% \text{ to } 90\%$	10	_	70	ns

Figure 5. GPIO Timing Diagram



# **AC Comparator Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 17. AC Low Power Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
t <sub>LPC</sub>	Comparator response time, 50 mV overdrive	50 mV overdrive does not include offset voltage.	_	_	100	ns

#### **AC External Clock Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.


Table 18. AC External Clock Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>OSCEXT</sub>	Frequency (external oscillator frequency)	_	0.75	1	25.20	MHz
	High period	_	20.60	_	5300	ns
	Low period	_	20.60	_	_	ns
	Power-up IMO to switch	_	150	_	-	μS



# **AC Programming Specifications**

Figure 6. AC Waveform



The following table lists the guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 19. AC Programming Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
t <sub>RSCLK</sub>	Rise time of SCLK	_	1	_	20	ns
t <sub>FSCLK</sub>	Fall time of SCLK	_	1	_	20	ns
t <sub>SSCLK</sub>	Data setup time to falling edge of SCLK	_	40	_	_	ns
t <sub>HSCLK</sub>	Data hold time from falling edge of SCLK	_	40	_	_	ns
F <sub>SCLK</sub>	Frequency of SCLK	_	0	_	8	MHz
t <sub>ERASEB</sub>	Flash erase time (block)	_	-	_	18	ms
t <sub>WRITE</sub>	Flash block write time	_	_	_	25	ms
t <sub>DSCLK</sub>	Data out delay from falling edge of SCLK	3.6 < V <sub>DD</sub>	_	_	60	ns
t <sub>DSCLK3</sub>	Data out delay from falling edge of SCLK	$3.0 \le V_{DD} \le 3.6$	_	_	85	ns
t <sub>DSCLK2</sub>	Data out delay from falling edge of SCLK	$1.71 \le V_{DD} \le 3.0$	_	_	130	ns
t <sub>XRST3</sub>	External reset pulse width after power-up	Required to enter programming mode when coming out of sleep	300	_	_	μS
t <sub>XRES</sub>	XRES pulse length	_	300	_	_	μS
t <sub>VDDWAIT</sub>	V <sub>DD</sub> stable to wait-and-poll hold off	_	0.1	_	1	ms
t <sub>VDDXRES</sub>	V <sub>DD</sub> stable to XRES assertion delay	_	14.27	_	_	ms
t <sub>POLL</sub>	SDATA high pulse time	_	0.01	_	200	ms
t <sub>ACQ</sub>	"Key window" time after a V <sub>DD</sub> ramp acquire event, based on 256 ILO clocks.	_	3.20	_	19.60	ms
t <sub>XRESINI</sub>	"Key window" time after an XRES event, based on 8 ILO clocks	_	98	-	615	μS




# AC I<sup>2</sup>C Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 20. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins

Symbol	Description	Standard Mode		Fast Mode		Units
	·	Min	Max	Min	Max	
f <sub>SCL</sub>	SCL clock frequency	0	100	0	400	kHz
t <sub>HD;STA</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated		_	0.6	-	μs
t <sub>LOW</sub>	LOW period of the SCL clock		_	1.3	_	μs
t <sub>HIGH</sub>	HIGH Period of the SCL clock		_	0.6	_	μs
t <sub>SU;STA</sub>	Setup time for a repeated START condition		_	0.6	_	μs
t <sub>HD;DAT</sub>	Data hold time		3.45	0	0.90	μs
t <sub>SU;DAT</sub>	Data setup time		_	100 <sup>[16]</sup>	_	ns
t <sub>SU;STO</sub>	Setup time for STOP condition		_	0.6	_	μs
t <sub>BUF</sub>	Bus free time between a STOP and START condition	4.7	_	1.3	ı	μs
t <sub>SP</sub>	Pulse width of spikes are suppressed by the input filter	_	_	0	50	ns

Figure 7. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus



# Note

<sup>16.</sup> A Fast-Mode I<sup>2</sup>C-bus device can be used in a standard mode I<sup>2</sup>C-bus system, but the requirement t<sub>SU:DAT</sub> ≥ 250 ns must then be met. This automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU;DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I<sup>2</sup>C-bus specification) before the SCL line is released.



Table 21. SPI Master AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>SCLK</sub>	SCLK clock frequency	$\begin{array}{c} V_{DD} \geq 2.4 \ V \\ V_{DD} < 2.4 \ V \end{array}$	- -	_ _	6 3	MHz MHz
DC	SCLK duty cycle	_	_	50	-	%
t <sub>SETUP</sub>	MISO to SCLK setup time	$\begin{array}{c} V_{DD} \geq 2.4 \ V \\ V_{DD} < 2.4 \ V \end{array}$	60 100	_ _	_ _	ns ns
t <sub>HOLD</sub>	SCLK to MISO hold time	_	40	_	-	ns
t <sub>OUT_VAL</sub>	SCLK to MOSI valid time	_	_	_	40	ns
t <sub>OUT_HIGH</sub>	MOSI high time	_	40	_	_	ns

Figure 8. SPI Master Mode 0 and 2




Figure 9. SPI Master Mode 1 and 3






Table 22. SPI Slave AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>SCLK</sub>	SCLK clock frequency	$V_{DD} \ge 2.4 \text{ V} $ $V_{DD} < 2.4 \text{ V}$	-	_	12	MHz
		V <sub>DD</sub> < 2.4 V	_	_	6	MHz
t <sub>LOW</sub>	SCLK low time	_	42	_	_	ns
t <sub>HIGH</sub>	SCLK high time	_	42	_	-	ns
t <sub>SETUP</sub>	MOSI to SCLK setup time	-	30	_	-	ns
t <sub>HOLD</sub>	SCLK to MOSI hold time	_	50	_	_	ns
t <sub>SS_MISO</sub>	SS high to MISO valid	_	_	_	153	ns
t <sub>SCLK_MISO</sub>	SCLK to MISO valid	_	_	_	125	ns
t <sub>SS_HIGH</sub>	SS high time	_	50	_	_	ns
t <sub>SS_CLK</sub>	Time from SS low to first SCLK	_	2/SCLK	_	_	ns
t <sub>CLK_SS</sub>	Time from last SCLK to SS high	_	2/SCLK	_	_	ns

Figure 10. SPI Slave Mode 0 and 2





Figure 11. SPI Slave Mode 1 and 3





# **Packaging Information**


This section illustrates the packaging specifications for the CY8C20x36A/66A PSoC device, along with the thermal impedances for each package.

**Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the emulator pod drawings at <a href="http://www.cypress.com">http://www.cypress.com</a>.

0.20 DIA TYP. 0.152 REF 0.60 MAX SEATING PLANE TOP VIEW SIDE VIEW **BOTTOM VIEW** NOTES: PART NO. DESCRIPTION 1. JEDEC # MO-220 2. Package Weight: 0.014g LG16A LEAD-FREE 3. DIMENSIONS IN MM, MIN MAX 001-09116 \*E LD16A STANDARD

Figure 12. 16-pin QFN No E-pad 3x3x0.6 mm Package Outline (Sawn)





**Important Note** For information on the preferred dimensions for mounting QFN packages, refer to Application Note, Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages available at <a href="http://www.amkor.com">http://www.amkor.com</a>.



# **Thermal Impedances**

# Table 23. Thermal Impedances per Package

Package	Typical θ <sub>JA</sub> [17]		
16-pin QFN	33 °C/W		
48-pin SSOP	69 °C/W		

# **Solder Reflow Specifications**

Table 24 shows the solder reflow temperature limits that must not be exceeded.

Table 24. Solder Reflow Specifications

Package	Maximum Peak Temperature (T <sub>C</sub> )	Maximum Time above T <sub>C</sub> − 5 °C
16-pin QFN	260 °C	30 seconds
48-pin SSOP	260 °C	30 seconds



# **Development Tool Selection**

#### Software

#### PSoC Designer

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for years. PSoC Designer is available free of charge at http://www.cypress.com. PSoC Designer comes with a free C compiler.

#### **PSoC Designer Software Subsystems**

You choose a base device to work with and then select different onboard analog and digital components called user modules that use the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters. You configure the user modules for your chosen application and connect them to each other and to the proper pins. Then you generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration allows for changing configurations at run time. Code Generation Tools PSoC Designer supports multiple third-party C compilers and assemblers. The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. The choice is yours.

**Assemblers.** The assemblers allow assembly code to be merged seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all the features of C tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write I/O registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

#### In-Circuit Emulator

A low cost, high functionality In-Circuit Emulator (ICE) is available for development support. This hardware has the

capability to program single devices. The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24MHz) operation.

Standard Cypress PSoC IDE tools are available for debugging the CY8C20x36A/66A family of parts. However, the additional trace length and a minimal ground plane in the Flex-Pod can create noise problems that make it difficult to debug the design. A custom bonded On-Chip Debug (OCD) device is available in a 48-pin QFN package. The OCD device is recommended for debugging designs that have high current and/or high analog accuracy requirements. The QFN package is compact and is connected to the ICE through a high density connector.

#### PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube in-circuit emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com/psocprogrammer.

#### **Development Kits**

All development kits are sold at the Cypress Online Store.

CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface enables users to run, halt, and single step the processor and view the content of specific memory locations. PSoC Designer supports the advance emulation features also. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66A Family
- Cat-5 Adapter
- Mini-Eval Programming Board
- 110 ~ 240 V Power Supply, Euro-Plug Adapter
- iMAGEcraft C Compiler (Registration Required)
- ISSP Cable
- USB 2.0 Cable and Blue Cat-5 Cable
- 2 CY8C29466A-24PXI 28-PDIP Chip Samples



#### **Evaluation Tools**

All evaluation tools are sold at the Cypress Online Store.

#### CY3210-MiniProg1

The CY3210-MiniProg1 kit enables the user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-Pin CY8C29466A-24PXI PDIP PSoC Device Sample
- 28-Pin CY8C27443A-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-Pin CY8C29466A-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### CY3280-20x66 Universal CapSense Controller

The CY3280-20X66 CapSense Controller Kit is designed for easy prototyping and debug of CY8C20xx6A CapSense Family designs with pre-defined control circuitry and plug-in hardware. Programming hardware and an I2C-to-USB bridge are included for tuning and data acquisition.

#### The kit includes:

- CY3280-20x66 CapSense Controller Board
- CY3240-I2USB Bridge
- CY3210 MiniProg1 Programmer
- USB 2.0 Retractable Cable
- CY3280-20x66 Kit CD

#### **Device Programmers**

All device programmers are purchased from the Cypress Online Store

CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production programming environment. Note that CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240 V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable

#### **Accessories (Emulation and Programming)**

Table 25. Emulation and Programming Accessories

Part Number	Pin Package	Flex-Pod Kit <sup>[18]</sup>	Foot Kit <sup>[19]</sup>	Adapter <sup>[20]</sup>
CY8C20236A-24LKXA	16-pin QFN	CY3250-20246QFN	CY3250-16QFN-FK	_
CY8C20566A-24PVXA	48-pin SSOP	CY3250-20566	CY3250-48SSOP-FK	AS-48-48-01SS-6-GANG

#### Notes

<sup>18.</sup> Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.

<sup>19.</sup> Foot kit includes surface mount feet that can be soldered to the target PCB.

<sup>20.</sup> Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at <a href="http://www.emulation.com">http://www.emulation.com</a>.