imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





CY8C20X36/46/66/96

CapSense[®] Applications

Features

- 1.71V to 5.5V Operating Range
- Low Power CapSense[™] Block
 - □ Configurable Capacitive Sensing Elements
 - Supports Combination of CapSense Buttons, Sliders, Touchpads, Touch Screens, and Proximity Sensor
- Powerful Harvard Architecture Processor
- M8C Processor Speeds Running to 24 MHz
- Low Power at High Speed
- Interrupt Controller
- Temperature Range: -40°C to +85°C
- Flexible On-Chip Memory
 - □ Three Program/Data Storage Size Options:
 - CY8C20x36: 8K Flash / 1K SRAM
 - CY8C20x46, CY8C20x96: 16K Flash / 2K SRAM
 - CY8C20x66: 32K Flash / 2K SRAM
 - □ 50,000 Flash Erase/Write Cycles
 - Partial Flash Updates
 - Flexible Protection Modes
 - In-System Serial Programming (ISSP)
- Full Speed USB
 - □ Available on CY8C20646, CY8C20666, CY8C20x96 Only
 - □ 12 Mbps USB 2.0 Compliant
 - Eight Unidirectional Endpoints
 - One Bidirectional Control Endpoint
 - Dedicated 512 Byte Buffer
 - Internally Regulated at 3.3V
- Precision, Programmable Clocking
 - □ Internal Main Oscillator: 6/12/24 MHz ± 5%
 - Internal Low Speed Oscillator at 32 kHz for Watchdog and Sleep Timers
 - Precision 32 kHz Oscillator for Optional External Crystal
 - 0.25% Accuracy for USB with No External Components (CY8C20646, CY8C20666, CY8C20x96 only)


Programmable Pin Configurations

- □ Up to 36 GPIO (Depending on Package)
- Dual Mode GPIO: All GPIO Support Digital I/O and Analog Input
- 25 mA Sink Current on All GPIO
- D Pull up, High Z, Open Drain Modes on All GPIO
- CMOS Drive Mode (5 mA Source Current) on Ports 0 and 1:
 20 mA (at 3.0V) Total Source Current on Port 0
- 20 mA (at 3.0V) Total Source Current on Port 1
- □ Selectable, Regulated Digital I/O on Port 1
- Configurable Input Threshold on Port 1
- □ Hot Swap Capability on all Port 1 GPIO

- Versatile Analog Mux
 - Common Internal Analog Bus
 - Simultaneous Connection of I/O
 - High PSRR Comparator
 - Low Dropout Voltage Regulator for All Analog Resources
- Additional System Resources
- □ I2C Slave:
 - Selectable to 50 kHz, 100 kHz, or 400 kHz
 - No Clock Stretching Required (under most conditions)
 - Implementation During Sleep Modes with Less Than 100 μA
 - Hardware Address Validation
 - □ SPI™ Master and Slave: Configurable 46.9 kHz to 12 MHz
 - Three 16-Bit Timers
 - Watchdog and Sleep Timers
 - Internal Voltage Reference
 - □ Integrated Supervisory Circuit
- □ 8-bit Delta-Sigma Analog-to-Digital Converter
- Two General Purpose High Speed, Low Power Analog Comparators
- Complete Development Tools
 - □ Free Development Tool (PSoC Designer[™])
 - □ Full Featured, In-Circuit Emulator and Programmer
 - Full Speed Emulation
 - Complex Breakpoint Structure
 - 128K Trace Memory
- Package Options
- □ CY8C20x36:
 - 16-Pin 3 x 3 x 0.6 mm QFN
 - 24-Pin 4 x 4 x 0.6 mm QFN
 - 32-Pin 5 x 5 x 0.6 mm QFN
 - 48-Pin SSOP
 - 48-Pin 7 x 7 x 1.0 mm QFN
- CY8C20x46:
 - 16-Pin 3 x 3 x 0.6 mm QFN
 - 24-Pin 4 x 4 x 0.6 mm QFN
 - 32-Pin 5 x 5 x 0.6 mm QFN
 - 48-Pin SSOP
- 48-Pin 7 x 7 x 1.0 mm QFN (with USB)
- □ CY8C20x96:
- 24-Pin 4 x 4 x 0.6 mm QFN (with USB)
- 32-Pin 5 x 5 x 0.6 mm QFN (with USB)
- □ CY8C20x66:
 - 32-Pin 5 x 5 x 0.6 mm QFN
 - 48-Pin 7 x 7 x 1.0 mm QFN (with USB)
 - 48-Pin SSOP



Logic Block Diagram





PSoC[®] Functional Overview

The PSoC family consists of on-chip Controller devices. These devices are designed to replace multiple traditional MCU-based components with one, low cost single-chip programmable component. A PSoC device includes configurable analog and digital blocks, and programmable interconnect. This architecture allows the user to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The architecture for this device family, as shown in the Logic Block Diagram on page 2, is comprised of three main areas: the Core, the CapSense Analog System, and the System Resources (including a full speed USB port). A common, versatile bus allows connection between I/O and the analog system. Each CY8C20x36/46/66/96 PSoC Device includes a dedicated CapSense block that provides sensing and scanning control circuitry for capacitive sensing applications. Depending on the PSoC package, up to 36 general purpose IO (GPIO) are also included. The GPIO provides access to the MCU and analog mux.

PSoC Core

The PSoC Core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and IMO (internal main oscillator) and ILO (internal low speed oscillator). The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a 4-MIPS, 8-bit Harvard architecture microprocessor.

System Resources provide additional capability, such as configurable USB and I2C slave/SPI master-slave communication interface, three 16-bit programmable timers, and various system resets supported by the M8C.

The Analog System is composed of the CapSense PSoC block and an internal 1.2V analog reference, which together support capacitive sensing of up to 36 inputs.

CapSense Analog System

The Analog System contains the capacitive sensing hardware. Several hardware algorithms are supported. This hardware performs capacitive sensing and scanning without requiring external components. Capacitive sensing is configurable on each GPIO pin. Scanning of enabled CapSense pins are completed quickly and easily across multiple ports.




Figure 1. Analog System Block Diagram

Analog Multiplexer System

The Analog Mux Bus can connect to every GPIO pin. Pins are connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with the CapSense block comparator.

Switch control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Complex capacitive sensing interfaces, such as sliders and touchpads.
- Chip-wide mux that allows analog input from any I/O pin.
- Crosspoint connection between any I/O pin combinations.

When designing capacitive sensing applications, refer to the latest signal-to-noise signal level requirements Application Notes, which can be found under http://www.cypress.com > Documentation > Application Notes. In general, and unless otherwise noted in the relevant Application Notes, the minimum signal-to-noise ratio (SNR) for CapSense applications is 5:1.



Additional System Resources

System Resources, some of which are listed in the previous sections, provide additional capability useful to complete systems. Additional resources include low voltage detection and power on reset. The merits of each system resource are listed here:

- The I2C slave/SPI master-slave module provides 50/100/400 kHz communication over two wires. SPI communication over three or four wires runs at speeds of 46.9 kHz to 3 MHz (lower for a slower system clock).
- The I2C hardware address recognition feature reduces the already low power consumption by eliminating the need for CPU intervention until a packet addressed to the target device is received.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power-On-Reset) circuit eliminates the need for a system supervisor.
- An internal reference provides an absolute reference for capacitive sensing.
- A register-controlled bypass mode allows the user to disable the LDO.
- Standard Cypress PSoC IDE tools are available for debugging the CY8C20x36/46/66/96 family of parts. However, the additional trace length and a minimal ground plane in the Flex-Pod can create noise problems that make it difficult to debug the design. A custom bonded On-Chip Debug (OCD) device is available in an 48-pin QFN package. The OCD device is recommended for debugging designs that have high current and/or high analog accuracy requirements. The QFN package is compact and is connected to the ICE through a high density connector.

Getting Started

The quickest way to understand PSoC silicon is to read this data sheet and then use the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications.

For in depth information, along with detailed programming details, see the PSoC[®] Programmable System-on-Chip[™] Technical Reference Manual for CY8C20x36/46/66/96 PSoC Devices.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device data sheets on the web at www.cypress.com/psoc.

Application Notes

Application notes are an excellent introduction to the wide variety of possible PSoC designs. They are located here: www.cypress.com/psoc. Select Application Notes under the Documentation tab.

Development Kits

PSoC Development Kits are available online from Cypress at www.cypress.com/shop and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

Training

Free PSoC technical training (on demand, webinars, and workshops) is available online at www.cypress.com/training. The training covers a wide variety of topics and skill levels to assist you in your designs.

CYPros Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant go to www.cypress.com/cypros.

Solutions Library

Visit our growing library of solution focused designs at www.cypress.com/solutions. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

Technical Support

For assistance with technical issues, search KnowledgeBase articles and forums at www.cypress.com/support. If you cannot find an answer to your question, call technical support at 1-800-541-4736.





Development Tools

PSoC Designer is a Microsoft[®] Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows XP and Windows Vista.

This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and built-in support for third-party assemblers and C compilers.

PSoC Designer also supports C language compilers developed specifically for the devices in the PSoC family.

PSoC Designer Software Subsystems

System-Level View

The system-level view is a drag-and-drop visual embedded system design environment based on PSoC Express. In this view you solve design problems the same way you might think about the system. Select input and output devices based upon system requirements. Add a communication interface and define the interface to the system (registers). Define when and how an output device changes state based upon any/all other system devices. Based upon the design, PSoC Designer automatically selects one or more PSoC devices that match your system requirements.

PSoC Designer generates all embedded code, then compiles and links it into a programming file for a specific PSoC device.

Chip-Level View

The chip-level view is a more traditional integrated development environment (IDE) based on PSoC Designer 4.x. You choose a base device to work with and then select different onboard analog and digital components called user modules that use the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters. You configure the user modules for your chosen application and connect them to each other and to the proper pins. Then you generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration allows for changing configurations at run time.

Hybrid Designs

You can begin in the system-level view, allow it to choose and configure your user modules, routing, and generate code, then switch to the chip-level view to gain complete control over onchip resources. All views of the project share common code editor, builder, and common debug, emulation, and programming tools.

Code Generation Tools

PSoC Designer supports multiple third-party C compilers and assemblers. The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. The choice is yours.

Assemblers. The assemblers allow assembly code to be merged seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices.

The optimizing C compilers provide all the features of C tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write I/O registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.

In-Circuit Emulator

A low cost, high functionality In-Circuit Emulator (ICE) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation.





Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions.

The PSoC development process can be summarized in the following four steps:

- 1. Select Components
- 2. Configure Components
- 3. Organize and Connect
- 4. Generate, Verify, and Debug

Select Components

Both the system-level and chip-level views provide a library of pre-built, pre-tested hardware peripheral components. In the system-level view these components are called "drivers" and correspond to inputs (a thermistor, for example), outputs (a brushless DC fan, for example), communication interfaces (I²C-bus, for example), and the logic to control how they interact with one another (called valuators).

In the chip-level view the components are called "user modules." User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and programmable system-on-chip varieties.

Configure Components

Each of the components you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a Pulse Width Modulator (PWM) User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus.

Both the system-level drivers and chip-level user modules are documented in data sheets that are viewed directly in PSoC Designer. These data sheets explain the internal operation of the component and provide performance specifications. Each data sheet describes the use of each user module parameter or driver property, and other information you may need to successfully implement your design.

Organize and Connect

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins, or connect system-level inputs, outputs, and communication interfaces to each other with valuator functions.

In the system-level view selecting a potentiometer driver to control a variable speed fan driver and setting up the valuators to control the fan speed based on input from the pot selects, places, routes, and configures a programmable gain amplifier (PGA) to buffer the input from the potentiometer, an analog-todigital converter (ADC) to convert the potentiometer's output to a digital signal, and a PWM to control the fan.

In the chip-level view, you perform the selection, configuration, and routing so that you have complete control over the use of all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system.

Both system-level and chip-level designs generate software based on your design. The chip-level design provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed. The system-level design also generates a C main() program that completely controls the chosen application and contains placeholders for custom code at strategic positions allowing you to further refine the software without disrupting the generated code.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.



Document Conventions

Acronyms Used

The following table lists the acronyms that are used in this document.

Table 1. Acronyms

| Acronym | Description | | | | |
|---------|-----------------------------------|--|--|--|--|
| AC | alternating current | | | | |
| API | application programming interface | | | | |
| CPU | central processing unit | | | | |
| DC | direct current | | | | |
| FSR | full scale range | | | | |
| GPIO | general purpose I/O | | | | |
| GUI | graphical user interface | | | | |
| ICE | in-circuit emulator | | | | |
| ILO | internal low speed oscillator | | | | |
| IMO | internal main oscillator | | | | |
| I/O | input/output | | | | |
| LSb | least-significant bit | | | | |
| LVD | low voltage detect | | | | |
| MSb | most-significant bit | | | | |
| POR | power on reset | | | | |
| PPOR | precision power on reset | | | | |
| PSoC® | Programmable System-on-Chip™ | | | | |
| SLIMO | slow IMO | | | | |
| SRAM | static random access memory | | | | |

Units of Measure

A units of measure table is located in the Electrical Specifications section. Table 11 on page 17 lists all the abbreviations used to measure the PSoC devices.

Numeric Naming

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.



Pinouts

The CY8C20x36/46/66/96 PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital I/O and connection to the common analog bus. However, Vss, Vdd, and XRES are not capable of Digital I/O.

16-Pin QFN (No E-Pad)

| Pin | Туре | | Name | Description | | | |
|-----|---------|--------|-------|--|--|--|--|
| No. | Digital | Analog | Name | Description | | | |
| 1 | I/O | I | P2[5] | Crystal output (XOut) | | | |
| 2 | I/O | I | P2[3] | Crystal input (XIn) | | | |
| 3 | IOHR | I | P1[7] | I2C SCL, SPI SS | | | |
| 4 | IOHR | I | P1[5] | I2C SDA, SPI MISO | | | |
| 5 | IOHR | I | P1[3] | SPI CLK | | | |
| 6 | IOHR | I | P1[1] | ISSP CLK ^[1] , I2C SCL, SPI MOSI | | | |
| 7 | Po | wer | Vss | Ground connection | | | |
| 8 | IOHR | I | P1[0] | ISSP DATA ^[1] , I2C SDA, SPI CLK | | | |
| 9 | IOHR | I | P1[2] | | | | |
| 10 | IOHR | I | P1[4] | Optional external clock (EXTCLK) | | | |
| 11 | Inj | put | XRES | Active high external reset with internal pull down | | | |
| 12 | IOH | I | P0[4] | | | | |
| 13 | Power | | Vdd | Supply voltage | | | |
| 14 | IOH | I | P0[7] | | | | |
| 15 | IOH | I | P0[3] | Integrating input | | | |
| 16 | IOH | I | P0[1] | Integrating input | | | |

Table 2. Pin Definitions - CY8C20236, CY8C20246 PSoC Device [2]




Figure 2. CY8C20236, CY8C20246 PSoC Device

LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

Notes

1. These are the ISSP pins, which are not High Z at POR (Power On Reset).

2. During power up or reset event, device P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter any issues.




24-Pin QFN

Table 3. Pin Definitions - CY8C20336, CY8C20346 ^[2, 3]

| Pin | Ту | ре | Name | Description |
|-----|---------|--------|-------|---|
| No. | Digital | Analog | Name | Description |
| 1 | I/O | I | P2[5] | Crystal output (XOut) |
| 2 | I/O | I | P2[3] | Crystal input (XIn) |
| 3 | I/O | I | P2[1] | |
| 4 | IOHR | I | P1[7] | I2C SCL, SPI SS |
| 5 | IOHR | I | P1[5] | I2C SDA, SPI MISO |
| 6 | IOHR | I | P1[3] | SPI CLK |
| 7 | IOHR | I | P1[1] | ISSP CLK ^[1] , I2C SCL, SPI MOSI |
| 8 | | | NC | No connection |
| 9 | Po | wer | Vss | Ground connection |
| 10 | IOHR | I | P1[0] | ISSP DATA ^[1] , I2C SDA, SPI CLK |
| 11 | IOHR | I | P1[2] | |
| 12 | IOHR | I | P1[4] | Optional external clock input (EXTCLK) |
| 13 | IOHR | I | P1[6] | |
| 14 | In | put | XRES | Active high external reset with internal pull down |
| 15 | I/O | - | P2[0] | |
| 16 | IOH | Ι | P0[0] | |
| 17 | IOH | Ι | P0[2] | |
| 18 | IOH | - | P0[4] | |
| 19 | IOH | Ι | P0[6] | |
| 20 | Po | wer | Vdd | Supply voltage |
| 21 | IOH | - | P0[7] | |
| 22 | IOH | I | P0[5] | |
| 23 | IOH | I | P0[3] | Integrating input |
| 24 | IOH | I | P0[1] | Integrating input |
| СР | Power | | Vss | Center pad must be connected to ground |

Figure 3. CY8C20336, CY8C20346 PSoC Device



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

Note
3. The center pad (CP) on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.




24-Pin QFN with USB

Table 4. Pin Definitions - CY8C20396 PSoC Device [2, 3]

| Dia Ma | Тур | be | Nama | Description | | |
|---------|---------|--------|-------|--|--|--|
| Pin No. | Digital | Analog | Name | Description | | |
| 1 | I/O | I | P2[5] | | | |
| 2 | I/O | I | P2[3] | | | |
| 3 | I/O | I | P2[1] | | | |
| 4 | IOHR | I | P1[7] | I2C SCL, SPI SS | | |
| 5 | IOHR | I | P1[5] | I2C SDA, SPI MISO | | |
| 6 | IOHR | I | P1[3] | SPI CLK | | |
| 7 | IOHR | I | P1[1] | ISSP CLK, I2C SCL, SPI MOSI | | |
| 8 | Pov | ver | VSS | Ground | | |
| 9 | I/O | I | D+ | USB D+ | | |
| 10 | I/O | I | D- | USB D- | | |
| 11 | Pov | ver | VDD | Supply | | |
| 12 | IOHR | I | P1[0] | ISSP DATA, I2C SDA | | |
| 13 | IOHR | I | P1[2] | | | |
| 14 | IOHR | I | P1[4] | Optional external clock input (EXTCLK) | | |
| 15 | IOHR | I | P1[6] | | | |
| 16 | RESET | INPUT | XRES | Active high external reset with internal pull down | | |
| 17 | IOH | I | P0[0] | | | |
| 18 | IOH | Ι | P0[2] | | | |
| 19 | IOH | I | P0[4] | | | |
| 20 | IOH | I | P0[6] | | | |
| 21 | IOH | I | P0[7] | | | |
| 22 | IOH | I | P0[5] | | | |
| 23 | IOH | I | P0[3] | Integrating input | | |
| 24 | IOH | I | P0[1] | Integrating input | | |
| CP | Power | | VSS | Thermal pad must be connected to Ground | | |

LEGEND I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output





32-Pin QFN

Table 5. Pin Definitions - CY8C20436, CY8C20446, CY8C20466 PSoC Device $^{\left[2,\;3\right]}$

| Pin | Ту | /pe | Name | Description | Figure 5. CY8C20436, CY8C20446, CY8C20466 PSoC Device |
|-----|---------|--------|-------|---|--|
| No. | Digital | Analog | | Description | ददद ददद |
| 1 | IOH | I | P0[1] | Integrating input | Vss PO[3], Vdd PO[6], PO[6], PO[6], |
| 2 | I/O | I | P2[7] | | |
| 3 | I/O | I | P2[5] | Crystal output (XOut) | AI, P0[1] |
| 4 | I/O | I | P2[3] | Crystal input (XIn) | AI, P2[7] = 2 23 = P2[6], AI |
| 5 | I/O | I | P2[1] | | AI, XOut, P2[5] = 3 22 = P2[4], AI |
| 6 | I/O | I | P3[3] | | AI, XIn, P2[3] 44 QFN 21 P2[2], AI AI, P2[1] 5 (Top View) 20 P2[0], AI |
| 7 | I/O | I | P3[1] | | Al, P3[3] 6 (100 view) 20 4 (2[6], 74 |
| 8 | IOHR | I | P1[7] | I2C SCL, SPI SS | |
| 9 | IOHR | I | P1[5] | I2C SDA, SPI MISO | Al, P3[1] ■ 7 18 ■ P3[0], Al Al, I2C SCL, SPI SS, P1[7] ■ 8 17 ■ |
| 10 | IOHR | I | P1[3] | SPI CLK. | |
| 11 | IOHR | I | P1[1] | ISSP CLK ^[1] , I2C SCL, SPI MOSI. | 212 213 213 214 212 214 212 212 212 212 212 212 212 |
| 12 | Po | wer | Vss | Ground connection. | AI, |
| 13 | IOHR | I | P1[0] | ISSP DATA ^[1] , I2C SDA., SPI CLK | A, SPIMISO, AI, SPICLK, CL, SPIMOSI, SDA, SPICLK AI, AI, EXTCLK, AI, |
| 14 | IOHR | I | P1[2] | | 4, SPIM AI, SPIM CL, SPI A SDA, SPI AI, EXTC |
| 15 | IOHR | I | P1[4] | Optional external clock input (EXTCLK) | AI, I2C SDA, SPI MISO, P1[5] AI, SPI CLK, P1[3] AI, CLK ⁴ , I2C SCL, SPI MOSI, P1[7] VS AI, DATA ¹ , I2C SDA, SPI CLK, P1[0] AI, P1[2] AI, EXTCLK, P1[6] |
| 16 | IOHR | I | P1[6] | | - LK ⁺ ▲TA |
| 17 | In | put | XRES | Active high external reset with internal pull down | A C A A A A A A A A A A A A A A A A A A |
| 18 | I/O | I | P3[0] | | |
| 19 | I/O | I | P3[2] | | |
| 20 | I/O | I | P2[0] | | |
| 21 | I/O | I | P2[2] | | |
| 22 | I/O | I | P2[4] | | |
| 23 | I/O | I | P2[6] | | |
| 24 | IOH | I | P0[0] | | |
| 25 | IOH | I | P0[2] | | |
| 26 | IOH | Ι | P0[4] | | |
| 27 | IOH | I | P0[6] | | |
| 28 | Po | wer | Vdd | Supply voltage | |
| 29 | IOH | I | P0[7] | | |
| 30 | IOH | I | P0[5] | |] |
| 31 | IOH | I | P0[3] | Integrating input |] |
| 32 | Po | wer | Vss | Ground connection | |
| СР | Po | wer | Vss | Center pad must be connected to ground |] |

LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.



32-Pin QFN (with USB)

Table 6. Pin Definitions - CY8C20496 PSoC Device ^[2, 3]

| Pin | n Type | | | | | |
|-----|---------|--------|-----------------|---|--|--|
| No. | Digital | Analog | Name | Description | | |
| 1 | IOH | I | P0[1] | | | |
| 2 | I/O | I | P2[5] | XTAL Out | | |
| 3 | I/O | I | P2[3] | XTAL In | | |
| 4 | I/O | I | P2[1] | | | |
| 5 | IOHR | Ι | P1[7] | I2C SCL, SPI SS | | |
| 6 | IOHR | I | P1[5] | I2C SDA, SPI MISO | | |
| 7 | IOHR | I | P1[3] | SPI CLK | | |
| 8 | IOHR | I | P1[1] | TC CLK, I2C SCL, SPI MOSI | | |
| 9 | Po | wer | V _{SS} | Ground Pin | | |
| 10 | | 1 | D+ | USB PHY | | |
| 11 | | I | D- | USB PHY | | |
| 12 | Po | wer | Vdd | Power pin | | |
| 13 | IOHR | I | P1[0] | TC DATA*, I2C SDA, SPI CLKI | | |
| 14 | IOHR | I | P1[2] | | | |
| 15 | IOHR | I | P1[4] | EXTCLK | | |
| 16 | IOHR | I | P1[6] | | | |
| 17 | In | put | XRES | Active high external reset with internal pull down | | |
| 18 | I/O | I | P3[0] | | | |
| 19 | I/O | I | P3[2] | | | |
| 20 | I/O | I | P2[0] | | | |
| 21 | I/O | I | P2[2] | | | |
| 22 | I/O | I | P2[4] | | | |
| 23 | I/O | I | P2[6] | | | |
| 24 | IOH | I | P0[0] | | | |
| 25 | IOH | I | P0[2] | | | |
| 26 | IOH | I | P0[4] | | | |
| 27 | IOH | I | P0[6] | | | |
| 28 | Po | wer | Vdd | Power Pin | | |
| 29 | IOH | I | P0[7] | | | |
| 30 | IOH | I | P0[5] | | | |
| 31 | IOH | I | P0[3] | | | |
| 32 | Po | wer | Vss | Ground Pin | | |

| ss | P0[3], AI P0[5], AI Vdd P0[6], AI P0[6], AI P0[2], AI | |
|--|--|--|
| AI, P0[1] XTAL OUT, P2[5] XTAL IN, P2[3] AI, P2[1] I2C SCL, SPI SS, P1[7] I2C SDA, SPI MISO, P1[5] SPI CLK, P1[3] TC CLK, I2C SCL, SPI MOSI,P1[1] 8 5 5 5 5 5 5 5 5 5 5 5 5 5 | USB PHY, D+ USB PHY, D+ USB PHY D- 11 (LOATA', I2C SDA, SPI CLK, P1(d) 12 A, P1[2] A, P1[2] 14 A, P1[6] 16 16 16 16 16 16 16 16 16 16 16 16 16 | P0[0], AI P2[6], AI P2[4], AI P2[2], AI P3[2], AI P3[0], AI XRES |

Figure 5. CY8C20496 PSoC Device

LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.



48-Pin SSOP

Table 7. Pin Definitions - CY8C20536, CY8C20546, and CY8C20566 PSoC Device $\ensuremath{^{[2]}}$

| | | | F 300 I | | 1 | | 0.10 | 000-00 | 01/00 | 00540 | | |
|---------|---------|--------|---------|--|---------|----------|---------|-------------------------------|----------------------------------|-----------|----------------------------|---|
| Pin No. | Digital | Analog | Name | Description | Figu | ire 6. | CY8 | AI, P0[AI, P0[AI, P0[| 7] = ⁰ 1 | ;20546, a | 48 🗖 | VDD |
| 1 | IOH | 1 | P0[7] | | | | | AI, P0[AI, P0[| | | | P0[6], AI P0[4], AI |
| 2 | IOH | 1 | P0[5] | | | | | AI P0[| 1] 🖬 4 | | 45 🗖 | P0[2], AI |
| 3 | IOH | 1 | P0[3] | | | | XT | AI, P2[ALOUT, P2] | | | | P0[0], AI P2[6], AI |
| 4 | IOH | 1 | P0[1] | | | | | TALIN, P2[3 | 3] 🖬 7 | | 42 | P2[4], AI |
| 5 | I/O | 1 | P2[7] | | | | | AI, P2[1 N |] = 8 C = 9 | | | P2[2], Al P2[0], Al |
| 6 | I/O | Ι | P2[5] | XTAL Out | | | | | C 10 | | 39 🗖 | P3[6], AI |
| 7 | I/O | 1 | P2[3] | XTAL In | | | | | 3] = 11 1] = 12 | 0000 | | P3[4], Al P3[2], Al |
| 8 | I/O | I | P2[1] | | | | | | C = 13 | SSOP | 36 🗖 | P3[0], AI |
| 9 | | | NC | No connection | | | | AI, P3[AI, P3[| | | 35 - 34 - | XRES NC |
| 10 | | | NC | No connection | | | | AI, P3[| 3] = 16 | | 33 🗖 | NC |
| 11 | I/O | I | P4[3] | | | | | | 1]■ 17 C■ 18 | | 32 – 31 – | NC |
| 12 | I/O | I | P4[1] | | | 10/ | | N | C 🗖 19 | | 30 🗖 | NC |
| 13 | | | NC | No connection | | | | SPI SS, P1[I MISO, P1[| | | 29 | NC P1[6], AI |
| 14 | I/O | I | P3[7] | | 1 | | S | PI CLK, P1 | 3]= 22 | | 27 | P1[4], EXT CLK |
| 15 | I/O | I | P3[5] | | TC CL | K, I2C S | SCL, SP | I MOSI, P1[VS | 1] ■ 23 S ■ 24 | | | P1[2], AI P1[0], TC DATA, I2C SDA, SPI CLK |
| 16 | I/O | I | P3[3] | | | | | •0 | | | 25 | |
| 17 | I/O | I | P3[1] | | | | | | | | | |
| 18 | | | NC | No connection | | | | | | | | |
| 19 | | | NC | No connection | | | | | | | | |
| 20 | IOHR | 1 | P1[7] | I2C SCL, SPI SS | 1 | | | | | | | |
| 21 | IOHR | I | P1[5] | I2C SDA, SPI MISO | 1 | | | | | | | |
| 22 | IOHR | I | P1[3] | SPI CLK | 1 | | | | | | | |
| 23 | IOHR | I | P1[1] | TC CLK ^[1] , I2C SCL, SPI MOSI | | | | | | | | |
| 24 | | | VSS | Ground Pin | | | | | | | | |
| 25 | IOHR | I | P1[0] | TC DATA ^[1] , I2C SDA, SPI CLK | | | | | | | | |
| 26 | IOHR | I | P1[2] | | | | | | | | | |
| 27 | IOHR | - | P1[4] | EXT CLK | | | | | | | | |
| 28 | IOHR | I | P1[6] | | | | | | | | | |
| 29 | | | NC | No connection | | | | | | | | |
| 30 | | | NC | No connection | | | | | | | | |
| 31 | | | NC | No connection | | | | | | | | |
| 32 | | | NC | No connection | Pin No. | Digital | Analog | Name | | | Des | scription |
| 33 | | | NC | No connection | 41 | I/O | 1 | P2[2] | | | | |
| 34 | | | NC | No connection | 42 | I/O | I | P2[4] | | | | |
| 35 | | | XRES | Active high external reset with internal pull down | 43 | I/O | I | P2[6] | | | | |
| 36 | I/O | I | P3[0] | | 44 | IOH | 1 | P0[0] | | | | |
| 37 | I/O | I | P3[2] | | 45 | IOH | 1 | P0[2] | | | | |
| 38 | I/O | I | P3[4] | | 46 | IOH | 1 | P0[4] | | | | |
| 39 | I/O | I | P3[6] | | 47 | IOH | 1 | P0[6] | | | | |
| 40 | I/O | 1 | P2[0] | | 48 | Powe | er | Vdd | Power | Pin | | |

LEGEND A = Analog, I = Input, O = Output, NC = No Connection, H = 5 mA High Output Drive, R = Regulated Output Option.



48-Pin QFN

Table 8. Pin Definitions - CY8C20636 PSoC Device ^[2, 3]

| Pin No. | Digital | Analog | Name | Description | | | | Figu |
|------------|---------|--------|-------|---|------------|----------|--------|-----------------------|
| 1 | | | NC | No connection | 1 | | | |
| 2 | I/O | I | P2[7] | | 1 | | | |
| 3 | I/O | Ι | P2[5] | Crystal output (XOut) | 1 | | | AI, F |
| 4 | I/O | I | P2[3] | Crystal input (XIn) | 1 | | | XOut, F I, XIn , F |
| 5 | I/O | Ι | P2[1] | | | | | AI, F |
| 6 | I/O | Ι | P4[3] | | | | | AI, F |
| 7 | I/O | Ι | P4[1] | | | | | AI, F AI, F |
| 8 | I/O | Ι | P3[7] | | | | | AI, F |
| 9 | I/O | Ι | P3[5] | | | | | AI,F AI F |
| 10 | I/O | Ι | P3[3] | | | AI, 12 C | SCL, S | SPI SS, F |
| 11 | I/O | Ι | P3[1] | | | | | |
| 12 | IOHR | Ι | P1[7] | I2C SCL, SPI SS | | | | |
| 13 | IOHR | Ι | P1[5] | I2C SDA, SPI MISO | | | | |
| 14 | | | NC | No connection | | | | |
| 15 | | | NC | No connection | | | | |
| 16 | IOHR | Ι | P1[3] | SPI CLK | | | | |
| 17 | IOHR | I | P1[1] | ISSP CLK ^[1] , I2C SCL, SPI MOSI | 1 | | | |
| 18 | Pow | /er | Vss | Ground connection | | | | |
| 19 | | | DNU | | | | | |
| 20 | | | DNU | | | | | |
| 21 | Pow | /er | Vdd | Supply voltage | | | | |
| 22 | IOHR | I | P1[0] | ISSP DATA ^[1] , I2C SDA, SPI CLK | | | | |
| 23 | IOHR | I | P1[2] | | | | | |
| 24 | IOHR | I | P1[4] | Optional external clock input (EXTCLK) | | | | |
| 25 | IOHR | Ι | P1[6] | | | | | |
| 26 | Inp | ut | XRES | Active high external reset with internal pull down | | | | |
| 27 | I/O | Ι | P3[0] | | | | | |
| 28 | I/O | I | P3[2] | | 1 | | | |
| 29 | I/O | I | P3[4] | | Pin No. | Digital | Analog | Nam |
| 30 | I/O | I | P3[6] | | 40 | IOH | I | P0[6] |
| 31 | I/O | I | P4[0] | | 41 | Pov | ver | Vdd |
| 32 | I/O | I | P4[2] | | 42 | | | NC |
| 33 | I/O | I | P2[0] | | 43 | | | NC |
| 34 | I/O | I | P2[2] | | 44 | IOH | I | P0[7] |
| 35 | I/O | I | P2[4] | | 45 | IOH | I | P0[5] |
| 36 | I/O | I | P2[6] | | 46 | IOH | I | P0[3] |
| 37 | IOH | I | P0[0] | | 47 | Pov | ver | Vss |
| 38 | IOH | I | P0[2] | | 48 | IOH | I | P0[1] |
| 39 | IOH | I | P0[4] | | CP | Pov | ver | Vss |

Figure 7. CY8C20636 PSoC Device

| TableSignNameDescriptionIOHIP0[6]POwerVddSupply voltagePowerVddSupply voltageIOHIP0[7]IOHIP0[7]IOHIP0[5]IOHIP0[3]INEIntegrating inputPowerVssGround connection | | AI, 12 C | AI | NC AI, P2[7] XOut, P2[5] , XIn, P2[3] AI, P4[3] AI, P4[3] AI, P3[7] AI, P3[3] AI, P3[3] PI SS, P1[7] | 3 34 P2[2] AI 4 33 P2[0] AI 5 32 P4[2] AI 6 QFN 31 7 (Top View) 300 8 29 P3[6] AI 9 28 P3[2] AI 10 27 P3[0], AI |
|---|--|----------|--------|---|---|
| Power Vdd Supply voltage NC No connection IOH I P0[7] IOH I P0[5] IOH I P0[3] | | | Analog | | Description |
| NC No connection IOH I P0[7] IOH I P0[5] IOH I P0[3] | | | | | <u> </u> |
| NC No connection IOH I P0[7] IOH I P0[5] IOH I P0[3] | | Po | ver | | |
| IOH I P0[7] IOH I P0[5] IOH I P0[3] IOH I P0[3] | | | | | |
| IOH I P0[5] IOH I P0[3] Integrating input | | ЮН | | | |
| IOH I P0[3] Integrating input | | | | | |
| | | | | | Integrating input |
| | | | | | |
| IOH I P0[1] | | | | | |

Center pad must be connected to ground

LEGEND A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.



48-Pin QFN with USB

Table 9. Pin Definitions - CY8C20646, CY8C20666 PSoC Device $^{\left[2,\;3\right]}$

| Pin | | | | | | | Figur | e 8. C` | /8C20646, CY8C20666 PSoC Device |
|----------|--------------|----------|----------|--|------------|---------|---------|------------------------|--|
| No. | Digital | Analog | Name | Description | | | | | P0(1), AI Vss P0(3), AI P0(7), AI NC NC NC P0(7), AI P0(0), AI P0(0), AI |
| 1 | | | NC | No connection | | | | | |
| 2 | I/O | I | P2[7] | | | | | | 18 7 8 8 7 7 8 9 7 9 8 8 536 P2[6], Al |
| 3 | I/O | I | P2[5] | Crystal output (XOut) | | А | | , P2[7] 🗖 , P2[5] 🗖 | |
| 4 | I/O | 1 | P2[3] | Crystal input (XIn) | | | | , P2[3] | |
| 5 | I/O | I | P2[1] | | | | | , P2[1] | |
| 6 | I/O | | P4[3] | | | | | , P4[3] 🗖 , P4[1] 🗖 | |
| 7 | I/O | | P4[1] | | | | AI | , P3[7] 🗖 | 8 29 = P3[4], AI |
| 8 | I/O | I | P3[7] | | | | | , P3[5] 🗖 , P3[3] 🗖 | |
| 9 | I/O | | P3[5] | | | | AI | , P3[1] 🗖 | 26 🖬 XRES |
| 10 | I/O | | P3[3] | | AI, I | 2C SCL, | SPI SS | , P1[7] 🗖 | 12℃ 7 ℃ 9 ℃ 8 ℃ 7 ℃ 7 ℃ 7 ℃ 7 ℃ 7 ℃ 7 ℃ 7 ℃ 7 ℃ 7 |
| 11 | I/O | <u> </u> | P3[1] | | - | | | C | |
| 12 | IOHR | - | P1[7] | I2C SCL, SPI SS | | | | | |
| 13 | IOHR | <u> </u> | P1[5] | I2C SDA, SPI MISO | | | | | , A I MOSI I CLK |
| 14 | | | NC | No connection | | | | | I2C SDA, SPI MISO, AI, P1[5] NG SPI CLK, AI, P1[3] K6, I2C SCL, SPI MOSI, P1[1] VS VS D + D - Vdd AI, P1[2] AI, P1[2] AI, EXTCLK, P1[4] |
| 15 | | | NC | No connection | - | | | | AI AI |
| 16 | IOHR | <u> </u> | P1[3] | SPI CLK ISSP CLK ^[1] , I2C SCL, SPI MOSI | - | | | | 12C |
| 17 | IOHR | 1 | P1[1] | | | | | | I2C SDA, SPI MISO, A I, PT[5] NC SPI CLK, A1, PT[3] AI, CLK ⁶ , I2C SCL, SPI MOSI, PT[1] VS VS AI, DATA ¹ , I2C SDA, SPI CLK, PT[0] AI, DATA ¹ , I2C SDA, SPI CLK, PT[2] AI, DT[2] AI, EXTCLK, PT[2] |
| 18 19 | Power I/O | | Vss | Ground connection USB D+ | | | Al, Al, | | |
| 20 | 1/O | | D+ D- | USB D- | - | | | | |
| 20 | Pow | or | Vdd | Supply voltage | | | | | |
| 21 | IOHR | | P1[0] | ISSP DATA ^[1] , I2C SDA, SPI CLK | | | | | |
| 23 | IOHR | - | P1[2] | | - | | | | |
| 24 | IOHR | - | P1[4] | Optional external clock input | - | | | | |
| | | 1 | | (EXTCLK) | | | | | |
| 25 | IOHR | Ι | P1[6] | | | | | | |
| 26 | Inpi | ut | XRES | Active high external reset with internal pull down | | | | | |
| 27 | I/O | I | P3[0] | | | | | | |
| 28 | I/O | Ι | P3[2] | | | | | | - |
| 29 | I/O | I | P3[4] | | Pin No. | Digital | Analog | Name | Description |
| 30 | I/O | Ι | P3[6] | | 40 | IOH | 1 | P0[6] | |
| 31 | I/O | Ι | P4[0] | | 41 | Pov | ver | Vdd | Supply voltage |
| 32 | I/O | Ι | P4[2] | | 42 | | | NC | No connection |
| 33 | I/O | I | P2[0] | | 43 | | | NC | No connection |
| 34 | I/O | I | P2[2] | | 44 | IOH | I | P0[7] | |
| 35 | I/O | Ι | P2[4] | | 45 | IOH | Ι | P0[5] | |
| 36 | I/O | Ι | P2[6] | | 46 | IOH | Ι | P0[3] | Integrating input |
| 37 | IOH | Ι | P0[0] | | 47 | Po | wer | Vss | Ground connection |
| 38 | IOH | Ι | P0[2] | | 48 | IOH | Ι | P0[1] | |
| 39 | IOH | Ι | P0[4] | | CP | Po | wer | Vss | Center pad must be connected to ground |

LEGEND A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.



48-Pin QFN OCD

The 48-pin QFN part is for the CY8C20066 On-Chip Debug (OCD) PSoC device. Note that this part is only used for in-circuit debugging.^[4]

| Pin No. | Digital | Analog | Name | Description | Figure 9. CY8C20066 PSoC Device ਵ ਵਵ੍ਵ ਕ ਵ | | | | | | | |
|------------|---------|----------|-------|---|---|----------|----------|----------------------------------|---|--|--|--|
| 1 | | 4 | OCDOE | OCD mode direction pin | | | | P0[1], AI | Vss P0[3], AI P0[7], AI P0[7], AI P0[6], AI P0[0], AI P0[0], AI | | | |
| 2 | I/O | 1 | P2[7] | | | | OCD | | | | | |
| 3 | I/O | <u> </u> | P2[5] | Crystal output (XOut) | | | | - ■1 4 € [7] ■2 | F & & 7 & 7 & 7 & 7 & 8 & 8 & 5 36 ■ P2[6], Al 35 ■ P2[4], Al | | | |
| 4 | 1/O | I | P2[3] | Crystal input (XIn) | | AI, X | Out, P2 | [5] = 3 | 34 □ P2[2], AI | | | |
| 5 | 1/O | | P2[1] | | | AI, 2 | XIn , P2 | | 33 = P2[0], AI | | | |
| 6 | I/O | - | P4[3] | | | | | [1] = 5 [3] = 6 | 32 = P4[2], Al QFN 31 = P4[0], Al | | | |
| 7 | I/O | 1 | P4[1] | | | | AI, P4 | [1] = 7 | (Top View) 30 = P3[6], AI | | | |
| 8 | I/O | 1 | P3[7] | | | | | [7] = 8 | 29 = P3[4], Al 28 = P3[2], Al | | | |
| 9 | I/O | 1 | P3[5] | | | | AI, P3 | [5] 9 [3] 1 0 | 20 – P3[2], Al 27 – P3[0], Al | | | |
| 10 | I/O | I | P3[3] | | | | AI, P3 | | 26 – XRES | | | |
| 11 | I/O | I | P3[1] | | AI, I2C | SCL, SPI | SS, P1 | [7] 1 20 | ± ♀ ♀ ⊱ ♀ ♀ ♀ ≈ ≈ ≈ ≈ ≈ ≈ ≈ ≈ ≈ ≈ ≈ ≈ ≈ ≈ | | | |
| 12 | IOHR | I | P1[7] | I2C SCL, SPI SS | | | | | 1 × 8 = 8 ± 2 8 = 7 = | | | |
| 13 | IOHR | I | P1[5] | I2C SDA, SPI MISO | | | | 2C SDA, SPI MISO, AI, P1[5] | HCLK SPI CLK, AI, PT[3] 2L, SPI MOSI, PT[1] VI3 DA, SPI CLK, PT[2] AI, EXTCLK, PT[4] AI, EXTCLK, PT[4] | | | |
| 14 | | | CCLK | OCD CPU clock output | | | | SO, A | A A A A A A A A A A A A A A A A A A A | | | |
| 15 | | | HCLK | OCD high speed clock output | | | | MIM | PI CL | | | |
| 16 | IOHR | I | P1[3] | SPI CLK. | | | | A, SI | s scul | | | |
| 17 | IOHR | I | P1[1] | ISSP CLK ^[1] , I2C SCL, SPI MOSI | | | | C SD | , 12C | | | |
| 18 | Pow | er | Vss | Ground connection | | | | 12 | CLK ⁶ | | | |
| 19 | I/O | | D+ | USB D+ | | | | | A, CLK ⁶ , I2C SCL, SPI MOSI, P1[1] A, CLK ⁶ , I2C SCL, SPI MOSI, P1[1] Vs D - A, DATA', I2C SDA, SPI CLK, P1[0] AI, DATA', I2C SDA, SPI CLK, P1[0] AI, EXTCLK, P1[4] | | | |
| 20 | I/O | | D- | USB D- | | | | | | | | |
| 21 | Pow | er | Vdd | Supply voltage | | | | | | | | |
| 22 | IOHR | I | P1[0] | ISSP DATA ⁽¹⁾ , I2C SDA, SPI CLK | | | | | | | | |
| 23 | IOHR | I | P1[2] | | Pin No. | Digital | Analog | Name | Description | | | |
| 24 | IOHR | Ι | P1[4] | Optional external clock input (EXTCLK) | 37 | IOH | Ι | P0[0] | | | | |
| 25 | IOHR | | P1[6] | | 38 | IOH | Ι | P0[2] | | | | |
| 26 | Inpu | ıt | XRES | Active high external reset with internal pull down | 39 | IOH | Ι | P0[4] | | | | |
| 27 | I/O | I | P3[0] | | 40 | IOH | - 1 | P0[6] | | | | |
| 28 | I/O | 1 | P3[2] | | 41 | Pow | er | Vdd | Supply voltage | | | |
| 29 | I/O | I | P3[4] | | 42 | | | OCDO | OCD even data I/O | | | |
| 30 | I/O | I | P3[6] | | 43 | | | OCDE | OCD odd data output | | | |
| 31 | I/O | I | P4[0] | | 44 | IOH | - 1 | P0[7] | | | | |
| 32 | I/O | 1 | P4[2] | | 45 | IOH | I | P0[5] | | | | |
| 33 | I/O | I | P2[0] | | 46 | IOH | Ι | P0[3] | Integrating input | | | |
| 34 | I/O | Ι | P2[2] | | 47 | Pow | er | Vss | Ground connection | | | |
| 35 | I/O | Ι | P2[4] | | 48 | IOH | Ι | P0[1] | | | | |
| 36 | I/O | 1 | P2[6] | | CP | Pow | er | Vss | Center pad must be connected to ground | | | |

Table 10. Pin Definitions - CY8C20066 PSoC Device ^[2, 3]

LEGEND A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

Note

4. This part is available in limited quantities for In-Circuit Debugging during prototype development. It is not available in production volumes.



6 MHz 12 MHz 24 MHz

Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C20x36/46/66/96 PSoC devices. For the latest electrical specifications, confirm that you have the most recent data sheet by visiting the web at http://www.cypress.com/psoc.




Figure 11. IMO Frequency Trim Options

The following table lists the units of measure that are used in this section.

Table 11. Units of Measure

| Symbol | Unit of Measure | Symbol | Unit of Measure |
|--------|-------------------------|--------|-------------------------------|
| °C | degree Celsius | mA | milli-ampere |
| dB | decibels | ms | milli-second |
| fF | femto farad | mV | milli-volts |
| Hz | hertz | nA | nanoampere |
| КВ | 1024 bytes | ns | nanosecond |
| Kbit | 1024 bits | nV | nanovolts |
| kHz | kilohertz | Ω | ohm |
| ksps | kilo samples per second | pА | picoampere |
| kΩ | kilohm | pF | picofarad |
| MHz | megahertz | рр | peak-to-peak |
| MΩ | megaohm | ppm | parts per million |
| μΑ | microampere | ps | picosecond |
| μF | microfarad | sps | samples per second |
| μH | microhenry | S | sigma: one standard deviation |
| μS | microsecond | V | volts |
| μW | microwatts | | |



Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Table 12. Absolute Maximum Ratings

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|------------------|-----------------------------------|---|-----------|-----|-----------|-------|
| T _{STG} | Storage Temperature | Higher storage temperatures reduces data retention time. Recommended Storage Temperature is +25°C ± 25°C. Extended duration storage temperatures above 85°C degrades reliability. | -55 | +25 | +125 | °C |
| Vdd | Supply Voltage Relative to Vss | | -0.5 | Ι | +6.0 | V |
| V _{IO} | DC Input Voltage | | Vss – 0.5 | - | Vdd + 0.5 | V |
| V _{IOZ} | DC Voltage Applied to Tri-state | | Vss -0.5 | - | Vdd + 0.5 | V |
| I _{MIO} | Maximum Current into any Port Pin | | -25 | - | +50 | mA |
| ESD | Electro Static Discharge Voltage | Human Body Model ESD | 2000 | - | - | V |
| LU | Latch up Current | In accordance with JESD78 standard | _ | - | 200 | mA |

Operating Temperature

Table 13. Operating Temperature

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|----------------|---------------------|--|-----|-----|------|-------|
| T _A | Ambient Temperature | | -40 | - | +85 | °C |
| TJ | | The temperature rise from ambient to junction is package specific. Refer the table Thermal Impedances per Package on page 34. The user must limit the power consumption to comply with this requirement. | -40 | _ | +100 | °C |



DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 14. DC Chip-Level Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|-------------------|---|---|------|------|-----|-------|
| Vdd | Supply Voltage | Refer the table DC POR and LVD Specifications on page 24 | 1.71 | - | 5.5 | V |
| I _{DD24} | Supply Current, IMO = 24 MHz | Conditions are Vdd = 3.0V, T _A = 25°C, CPU = 24 MHz. CapSense running at 12 MHz, no I/O sourcing current | _ | 2.88 | 4.0 | mA |
| I _{DD12} | Supply Current, IMO = 12 MHz | Conditions are Vdd = 3.0V, T _A = 25°C, CPU = 12 MHz. CapSense running at 12 MHz, no I/O sourcing current | _ | 1.71 | 2.6 | mA |
| I _{DD6} | Supply Current, IMO = 6 MHz | Conditions are Vdd = 3.0V, T _A = 25°C, CPU = 6 MHz. CapSense running at 6 MHz, no I/O sourcing current | _ | 1.16 | 1.8 | mA |
| I _{SB0} | Deep Sleep Current | Vdd = 3.0V, T _A = 25°C, I/O regulator turned off | - | 0.1 | - | μΑ |
| I _{SB1} | Standby Current with POR, LVD and Sleep Timer | Vdd = 3.0V, T_A = 25°C, I/O regulator turned off | _ | 1.07 | 1.5 | μA |

DC General Purpose IO Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0V to 5.5V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 1.71V to 2.4V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 15. 3.0V to 5.5V DC GPIO Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|------------------|---|--|-----------|------|------|-------|
| R _{PU} | Pull up Resistor | | 4 | 5.6 | 8 | kΩ |
| V _{OH1} | High Output Voltage Port 2 or 3 Pins | IOH \leq 10 μ A, maximum of 10 mA source current in all IOs | Vdd - 0.2 | _ | _ | V |
| V _{OH2} | High Output Voltage Port 2 or 3 Pins | IOH = 1 mA, maximum of 20 mA source current in all IOs | Vdd - 0.9 | - | - | V |
| V _{OH3} | High Output Voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1 | IOH < 10 μ A, maximum of 10 mA source current in all IOs | Vdd - 0.2 | _ | - | V |
| V _{OH4} | High Output Voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1 | IOH = 5 mA, maximum of 20 mA source current in all IOs | Vdd - 0.9 | _ | _ | V |
| V _{OH5} | High Output Voltage Port 1 Pins with LDO Regulator Enabled for 3V Out | IOH < 10 μA, Vdd > 3.1V, maximum of 4 IOs all sourcing 5 mA | 2.85 | 3.00 | 3.3 | V |
| V _{OH6} | High Output Voltage Port 1 Pins with LDO Regulator Enabled for 3V Out | IOH = 5 mA, Vdd > 3.1V, maximum of 20 mA source current in all IOs | 2.20 | _ | - | V |
| V _{OH7} | High Output Voltage Port 1 Pins with LDO Enabled for 2.5V Out | IOH < 10 μA, Vdd > 2.7V, maximum of 20 mA source current in all IOs | 2.35 | 2.50 | 2.75 | V |
| V _{OH8} | High Output Voltage Port 1 Pins with LDO Enabled for 2.5V Out | IOH = 2 mA, Vdd > 2.7V, maximum of 20 mA source current in all IOs | 1.90 | _ | _ | V |
| V _{OH9} | High Output Voltage Port 1 Pins with LDO Enabled for 1.8V Out | IOH < 10 μ A, Vdd > 2.7V, maximum of 20 mA source current in all IOs | 1.60 | 1.80 | 2.1 | V |



Table 15. 3.0V to 5.5V DC GPIO Specifications (continued)

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|-------------------|---|--|------|-------|------|-------|
| V _{OH10} | High Output Voltage Port 1 Pins with LDO Enabled for 1.8V Out | IOH = 1 mA, Vdd > 2.7V, maximum of 20 mA source current in all IOs | 1.20 | - | - | V |
| V _{OL} | Low Output Voltage | IOL = 25 mA, Vdd > 3.3V, maximum of 60 mA sink current on even port pins (for example, P0[2] and P1[4]) and 60 mA sink current on odd port pins (for example, P0[3] and P1[5]) | - | - | 0.75 | V |
| V _{IL} | Input Low Voltage | | - | - | 0.80 | V |
| V _{IH} | Input High Voltage | | 2.00 | - | | V |
| V _H | Input Hysteresis Voltage | | - | 80 | - | mV |
| IIL | Input Leakage (Absolute Value) | | _ | 0.001 | 1 | μA |
| C _{PIN} | Pin Capacitance | Package and pin dependent Temp = 25°C | 0.5 | 1.7 | 5 | pF |



Table 16. 2.4V to 3.0V DC GPIO Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|-------------------|---|--|-----------|-------|------|-------|
| R _{PU} | Pull up Resistor | | 4 | 5.6 | 8 | kΩ |
| V _{OH1} | High Output Voltage Port 2 or 3 Pins | IOH < 10 μ A, maximum of 10 mA source current in all IOs | Vdd - 0.2 | - | - | V |
| V _{OH2} | High Output Voltage Port 2 or 3 Pins | IOH = 0.2 mA, maximum of 10 mA source current in all IOs | Vdd - 0.4 | - | - | V |
| V _{OH3} | High Output Voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1 | IOH < 10 μA, maximum of 10 mA source current in all IOs | Vdd - 0.2 | - | - | V |
| V _{OH4} | High Output Voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1 | IOH = 2 mA, maximum of 10 mA source current in all IOs | Vdd - 0.5 | - | - | V |
| V _{OH5A} | High Output Voltage Port 1 Pins with LDO Enabled for 1.8V Out | IOH < 10 μ A, Vdd > 2.4V, maximum of 20 mA source current in all IOs | 1.50 | 1.80 | 2.1 | V |
| V _{OH6A} | High Output Voltage Port 1 Pins with LDO Enabled for 1.8V Out | IOH = 1 mA, Vdd > 2.4V, maximum of 20 mA source current in all IOs | 1.20 | - | _ | V |
| V _{OL} | Low Output Voltage | IOL = 10 mA, maximum of 30 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5]) | - | - | 0.75 | V |
| V _{IL} | Input Low Voltage | | - | - | 0.72 | V |
| V _{IH} | Input High Voltage | | 1.4 | - | | V |
| V _H | Input Hysteresis Voltage | | _ | 80 | - | mV |
| IIL | Input Leakage (Absolute Value) | | - | 0.001 | 1 | μA |
| C _{PIN} | Capacitive Load on Pins | Package and pin dependent Temp = 25ºC | 0.5 | 1.7 | 5 | pF |

Table 17. 1.71V to 2.4V DC GPIO Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|------------------|---|---|------------|-----|-----------|-------|
| R _{PU} | Pull up Resistor | | 4 | 5.6 | 8 | kΩ |
| V _{OH1} | High Output Voltage Port 2 or 3 Pins | IOH = 10 μA, maximum of 10 mA source current in all I/Os | Vdd - 0.2 | - | _ | V |
| V _{OH2} | High Output Voltage Port 2 or 3 Pins | IOH = 0.5 mA, maximum of 10 mA source current in all I/Os | Vdd - 0.5 | - | - | V |
| V _{OH3} | High Output Voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1 | IOH = 100 μA, maximum of 10 mA source current in all I/Os | Vdd - 0.2 | - | _ | V |
| V _{OH4} | High Output Voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1 | IOH = 2 mA, maximum of 10 mA source current in all I/Os | Vdd - 0.5 | - | - | V |
| V _{OL} | Low Output Voltage | IOL = 5 mA, maximum of 20 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5]) | - | - | 0.4 | V |
| V _{IL} | Input Low Voltage | | - | - | 0.3 x Vdd | V |
| V _{IH} | Input High Voltage | | 0.65 x Vdd | - | | V |



Table 17. 1.71V to 2.4V DC GPIO Specifications (continued)

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|------------------|--------------------------------|---|-----|-------|-----|-------|
| V _H | Input Hysteresis Voltage | | - | 80 | - | mV |
| IIL | Input Leakage (Absolute Value) | | - | 0.001 | 1 | μA |
| C _{PIN} | Capacitive Load on Pins | Package and pin dependent Temp = 25 ^o C | 0.5 | 1.7 | 5 | pF |

Table 18.DC Characteristics – USB Interface

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|--------|---|-----------------------------|-------|------|-------|-------|
| Rusbi | USB D+ Pull Up Resistance | With idle bus | 0.900 | - | 1.575 | kΩ |
| Rusba | USB D+ Pull Up Resistance | While receiving traffic | 1.425 | - | 3.090 | kΩ |
| Vohusb | Static Output High | | 2.8 | - | 3.6 | V |
| Volusb | Static Output Low | | | - | 0.3 | V |
| Vdi | Differential Input Sensitivity | | 0.2 | - | | V |
| Vcm | Differential Input Common Mode Range | | 0.8 | - | 2.5 | V |
| Vse | Single Ended Receiver Threshold | | 0.8 | - | 2.0 | V |
| Cin | Transceiver Capacitance | | | - | 50 | pF |
| lio | Hi-Z State Data Line Leakage | On D+ or D- line | -10 | - | +10 | μA |
| Rps2 | PS/2 Pull Up Resistance | | 3 | 5 | 7 | kΩ |
| Rext | External USB Series Resistor | In series with each USB pin | 21.78 | 22.0 | 22.22 | Ω |

DC Analog Mux Bus Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 19. DC Analog Mux Bus Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|------------------|---|------------|-----|-----|-----|-------|
| 000 | Switch Resistance to Common Analog Bus | | _ | - | 800 | Ω |
| R _{GND} | Resistance of Initialization Switch to Vss | | _ | Ι | 800 | Ω |

The maximum pin voltage for measuring $\rm R_{SW}$ and $\rm R_{GND}$ is 1.8V

DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 20. DC Comparator Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|--------------------|---|--------------------------------|-----|-----|-----|-------|
| | Low Power Comparator (LPC) common mode | Maximum voltage limited to Vdd | 0.0 | - | 1.8 | V |
| I _{LPC} | LPC supply current | | - | 10 | 40 | μA |
| V _{OSLPC} | LPC voltage offset | | - | 2.5 | 30 | mV |



Comparator User Module Electrical Specifications

The following table lists the guaranteed maximum and minimum specifications. Unless stated otherwise, the specifications are for the entire device voltage and temperature operating range: $-40^{\circ}C \le TA \le 85^{\circ}C$, $1.71V \le Vdd \le 5.5V$.

| Table 21. | Comparator | User Module | Electrical S | pecifications |
|-----------|------------|--------------------|---------------------|---------------|
| | | | | |

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|-------------------|--------------------------|-------------------------------------|-----|-----|-----|-------|
| T _{COMP} | Comparator Response Time | 50 mV overdrive | | 70 | 100 | ns |
| Offset | | | | 2.5 | 30 | mV |
| Current | | Average DC current, 50 mV overdrive | | 20 | 80 | μA |
| PSRR | Supply voltage >2V | Power Supply Rejection Ratio | | 80 | | dB |
| PORK | Supply voltage <2V | Power Supply Rejection Ratio | | 40 | | dB |
| Input Range | | | 0 | | 1.5 | V |

ADC Electrical Specifications

Table 22. ADC User Module Electrical Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|--------------------|-------------------------------|--|--------------------------|--------------------------|--------------------------|-------|
| Input | • | - | | | • | |
| V _{IN} | Input Voltage Range | This gives 72% of maximum code | Vss | | 1.3 | V |
| CIN | Input Capacitance | | | | 5 | pF |
| RES | Resolution | Settings 8, 9, or 10 | 8 | | 10 | Bits |
| S8 | 8-Bit Sample Rate | Data Clock set to 6 MHz. Sample Rate = 0.001/ (2^Resolution/Data clock) | | 23.4375 | | ksps |
| S10 | 10-Bit Sample Rate | Data Clock set to 6 MHz. Sample Rate = 0.001/ (2^Resolution/Data clock) | | 5.859 | | ksps |
| DC Accur | acy | | | | | |
| DNL ^[5] | Differential Nonlinearity | For any configuration | -1 | | +2 | LSB |
| INL | Integral Nonlinearity | For any configuration | -2 | | +2 | LSB |
| Eoffset | Offset Error | | 0 | 15 | 90 | mV |
| I _{ADC} | Operating Current | | | 275 | 350 | μA |
| F _{CLK} | Data Clock | Source is chip's internal main oscillator. See device data sheet for accuracy. | 2.25 | | 12 | MHz |
| PSRR | Power Supply Rejection Ration | • | | | • | |
| | PSRR (Vdd>3.0V) | | | 24 | dB | |
| | PSRR (2.2 < Vdd < 3.0) | | | 30 | dB | |
| | PSRR (2.0 < Vdd < 2.2) | | | 12 | dB | |
| | PSRR (Vdd < 2.0) | | | 0 | dB | |
| Egain | Gain Error | For any resolution | 1 | l | 5 | %FSR |
| R _{IN} | Input Resistance | Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution. | 1/(500fF* Data-Clock) | 1/(400fF* Data-Clock) | 1/(300fF* Data-Clock) | Ω |



DC POR and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 23. DC POR and LVD Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|---|--|---|--|--|--|---------------------------------|
| V _{PPOR0} V _{PPOR1} V _{PPOR2} V _{PPOR3} | Vdd Value for PPOR Trip PORLEV[1:0] = 00b, HPOR = 0 PORLEV[1:0] = 00b, HPOR = 1 PORLEV[1:0] = 01b, HPOR = 1 PORLEV[1:0] = 10b, HPOR = 1 | Vdd must be greater than or equal to 1.71V during startup, reset from the XRES pin, or reset from watchdog. | 1.61 — | 1.66 2.36 2.60 2.82 | 1.71 2.41 2.66 2.95 | V V V V |
| $\begin{array}{c} V_{LVD0} \\ V_{LVD1} \\ V_{LVD2} \\ V_{LVD3} \\ V_{LVD4} \\ V_{LVD5} \\ V_{LVD6} \\ V_{LVD7} \end{array}$ | Vdd Value for LVD Trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b | | 2.40 ^[6] 2.64 ^[7] 2.85 ^[8] 2.95 3.06 1.84 1.75 ^[9] 4.62 | 2.45 2.71 2.92 3.02 3.13 1.90 1.80 4.73 | 2.51 2.78 2.99 3.09 3.20 2.32 1.84 4.83 | V V V V V V V |

DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 24. DC Programming Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|-----------------------|---|--|-----------------|-----|-----------------|-------|
| Vdd _{IWRITE} | Supply Voltage for Flash Write Operations | | 1.71 | - | 5.25 | V |
| I _{DDP} | Supply Current During Programming or Verify | | - | 5 | 25 | mA |
| V _{ILP} | Input Low Voltage During Programming or Verify | See the appropriate DC General Purpose IO Specifications on page 19 | - | - | V _{IL} | V |
| V _{IHP} | Input High Voltage During Programming or Verify | See appropriate DC General Purpose IO Specifications on page 19 table on pages 15 or 16 | V _{IH} | - | _ | V |
| I _{ILP} | Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify | Driving internal pull down resistor | - | - | 0.2 | mA |
| I _{IHP} | Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify | Driving internal pull down resistor | _ | - | 1.5 | mA |
| V _{OLP} | Output Low Voltage During Programming or Verify | | - | - | Vss + 0.75 | V |
| V _{OHP} | Output High Voltage During Programming or Verify | See appropriate DC General Purpose IO Specifications on page 19 table on page 16. For Vdd > 3V use V _{OH4} in Table 13 on page 18. | V _{OH} | - | Vdd | V |
| Flash _{ENPB} | Flash Write Endurance | Erase/write cycles per block | 50,000 | - | - | - |
| Flash _{DR} | Flash Data Retention | Following maximum Flash write cycles; ambient temperature of 55°C | 10 | 20 | - | Years |

Notes

- 6. Always greater than 50 mV above V_{PPOR1} voltage for falling supply. 7. Always greater than 50 mV above V_{PPOR2} voltage for falling supply. 8. Always greater than 50 mV above V_{PPOR3} voltage for falling supply. 9. Always greater than 50 mV above V_{PPOR0} voltage for falling supply.



AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 25. AC Chip-Level Specifications

| Symbol | Description | Conditions | Min | Тур | Мах | Units |
|--------------------|---|-------------------------------|------|-----|------|-------|
| F _{CPU} | CPU Frequency | | 5.7 | - | 25.2 | MHz |
| F _{32K1} | Internal Low Speed Oscillator Frequency | | 19 | 32 | 50 | kHz |
| F _{IMO24} | Internal Main Oscillator Frequency at 24 MHz Setting | | 22.8 | 24 | 25.2 | MHz |
| F _{IMO12} | Internal Main Oscillator Frequency at 12 MHz Setting | | 11.4 | 12 | 12.6 | MHz |
| F _{IMO6} | Internal Main Oscillator Frequency at 6 MHz Setting | | 5.7 | 6.0 | 6.3 | MHz |
| DCIMO | Duty Cycle of IMO | | 40 | 50 | 60 | % |
| T _{RAMP} | Supply Ramp Time | | 20 | - | - | μS |
| T _{XRST} | External Reset Pulse Width at Power Up | After supply voltage is valid | 1 | | | ms |
| T _{XRST2} | External Reset Pulse Width after Power Up ^[10] | Applies after part has booted | 10 | | | μS |