imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





CY8C20336H, CY8C20446H

Haptics Enabled CapSense[®] Controller

Features

- 1.71-V to 5.5-V operating range
- Low power CapSense[®] block
 - Configurable capacitive sensing elements Supports combination of CapSense buttons, sliders, touchpads, touchscreens, and proximity sensors
- Powerful Harvard-architecture processor
 - □ M8C CPU speed can be up to 24 MHz or sourced by an external crystal, resonator, or clock signal
 - Low power at high speed
 - Interrupt controller
 - □ Temperature range: -40 °C to +85 °C
- Flexible on-chip memory
 - Two program/data storage size options:
 - CY8C20336H: 8 KB flash / 1 KB SRAM
 - CY8C20446H: 16 KB flash / 2 KB SRAM
 - □ 50,000 flash erase/write cycles
 - Partial flash updates
 - Flexible protection modes
 - In-System Serial Programming (ISSP)
- Precision, programmable clocking
 - □ Internal main oscillator (IMO): 6/12/24 MHz ± 5%
 - Internal low-speed oscillator (ILO) at 32 kHz for watchdog and sleep timers
 - Precision 32-kHz oscillator for optional external crystal
- Programmable pin configurations
 - □ Up to 28 general-purpose I/Os (GPIOs) (depending on the package)
 - Dual-mode GPIO: All GPIOs support digital I/O and analog inputs
 - 25-mA sink current on each GPIO
 - 120-mA total sink current on all GPIOs
 - Pull-up, high Z, open drain modes on all GPIOs
 - CMOS drive mode: 5-mA source current on ports 0 and 1 and 1 mA on ports 2, 3, and 4
 - 20-mA total source current on all GPIOs
 - Selectable, regulated digital I/O on port 1
 - Configurable input threshold on port 1
 - □ Hot swap capability on all port 1 GPIOs

- Integrates Immersion TS2000 Haptics technology for ERM drive control
- Versatile analog mux
 - Common internal analog bus
 - Simultaneous connection of I/O
 - □ High Power supply rejection ratio (PSRR) comparator
 - Low dropout voltage regulator for all analog resources
- Additional system resources
 - □ I2C slave:
 - · Selectable to 50 kHz, 100 kHz, or 400 kHz
 - · No clock stretching (under most conditions)
 - Implementation during sleep modes with less than 100 µA
 - Hardware address validation
 - SPI master and slave: Configurable 46.9 kHz to 12 MHz
 - Three 16-bit timers
 - Watchdog and sleep timers
 - Internal voltage reference
 - Integrated supervisory circuit
 - □ 8- to 10-bit incremental analog-to-digital converter (ADC)
 - Two general-purpose high-speed, low-power analog comparators
- Complete development tools
 - □ Free development tool (PSoC Designer[™])
 - Full featured, In-Circuit Emulator (ICE) and programmer
 - Full-speed emulation
 - Complex breakpoint structure
 - □ 128 KB trace memory
- Package options
 - □ CY8C20336H:
 - 24-pin 4 × 4 × 0.6 mm QFN
 - □ CY8C20446H:
 - 32-pin 5 × 5 × 0.6 mm QFN



Logic Block Diagram





CY8C20336H, CY8C20446H

Contents

PSoC [®] Functional Overview	4
PSoC Core	4
CapSense System	4
Haptics TS2000 Controller	4
Additional System Resources	5
Getting Started	5
Application Notes	5
Development Kits	5
Training	5
CYPros Consultants	5
Solutions Library	5
Technical Support	5
Development Tools	6
PSoC Designer Software Subsystems	6
Designing with PSoC Designer	7
Select User Modules	7
Configure User Modules	7
Organize and Connect	7
Generate, Verify, and Debug	7
Pinouts	8
24-Pin QFN	8
32-Pin QFN	9
48-Pin QFN OCD	10
Electrical Specifications	11
Absolute Maximum Ratings	11
Operating Temperature	11
DC Chip-Level Specifications	12
DC General Purpose I/O Specifications	13
DC Analog Mux Bus Specifications	15
DC Low Power Comparator Specifications	15
Comparator User Module Electrical Specifications .	16
ADC Electrical Specifications	16
DC POR and LVD Specifications	17
DC Programming Specifications	17

AC Chip-Level Specifications	18
AC General Purpose I/O Specifications	19
AC Comparator Specifications	20
AC External Clock Specifications	20
AC Programming Specifications	21
AC I2C Specifications	22
Packaging Information	26
Thermal Impedances	28
Capacitance on Crystal Pins	28
Solder Reflow Peak Temperature	28
Development Tool Selection	29
Software	29
Development Kits	29
Evaluation Tools	29
Device Programmers	30
Accessories (Emulation and Programming)	30
Third Party Tools	30
Build a PSoC Emulator into Your Board	30
Ordering Information	31
Ordering Code Definitions	31
Document Conventions	32
Acronyms Used	32
Units of Measure	32
Numeric Naming	32
Glossary	33
Reference Documents	33
Document History Page	34
Sales, Solutions, and Legal Information	35
Worldwide Sales and Design Support	35
Products	35
PSoC Solutions	35





PSoC[®] Functional Overview

The PSoC family consists of on-chip controller devices, which are designed to replace multiple traditional microcontroller unit (MCU)-based components with one, low-cost single-chip programmable component. A PSoC device includes configurable analog and digital blocks, and programmable interconnect. This architecture allows the user to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast CPU, flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The architecture for this device family, as shown in the Logic Block Diagram on page 2, consists of three main areas:

- The core
- CapSense analog system
- System resources (including a full-speed USB port).

A common, versatile bus allows connection between the I/O and the analog system.

Each CY8C20336H/446H PSoC device includes a dedicated CapSense block that provides sensing and scanning control circuitry for capacitive sensing applications. Depending on the PSoC package, up to 28 GPIOs are also included. The GPIOs provide access to the MCU and analog mux.

PSoC Core

The PSoC core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and IMO and ILO. The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a 4-MIPS, 8-bit Harvard-architecture microprocessor.

CapSense System

The analog system contains the capacitive sensing hardware. Several hardware algorithms are supported. This hardware performs capacitive sensing and scanning without requiring external components. The analog system is composed of the CapSense PSoC block and an internal 1-V or 1.2-V analog reference, which together support capacitive sensing of up to 28 inputs^[2]. Capacitive sensing is configurable on each GPIO pin. Scanning of enabled CapSense pins are completed quickly and easily across multiple ports.

SmartSense™

SmartSense is an innovative solution from Cypress that removes manual tuning of CapSense applications. This solution is easyto-use and provides a robust noise immunity. It is the only autotuning solution that establishes, monitors, and maintains all required tuning parameters. SmartSense allows engineers to go from prototyping to mass production without re-tuning for manufacturing variations in PCB and/or overlay material properties.



Figure 1. CapSense System Block Diagram

Analog Multiplexer System

The analog mux bus can connect to every GPIO pin. Pins are connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with the CapSense block comparator.

Switch-control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Complex capacitive sensing interfaces, such as sliders and touchpads.
- Chip-wide mux that allows analog input from any I/O pin.
- Crosspoint connection between any I/O pin combinations.

Haptics TS2000 Controller

The CY8C20336H/CY8C20446H family of devices feature an easy-to-use Haptics controller resource with up to 14 different effects. These effects are available for use with three different, selectable ERM modules.

Note 2. 36 GPIOs = 33 pins for capacitive sensing + 2 pins for I^2C + 1 pin for modulator capacitor.





Additional System Resources

System resources provide additional capability, such as configurable USB and I^2C slave, SPI master/slave communication interface, three 16-bit programmable timers, and various system resets supported by the M8C.

These system resources provide additional capability useful to complete systems. Additional resources include low voltage detection and power on reset. The merits of each system resource are listed here:

- The I²C slave/SPI master-slave module provides 50/100/400 kHz communication over two wires. SPI communication over three or four wires runs at speeds of 46.9 kHz to 3 MHz (lower for a slower system clock).
- The I²C hardware address recognition feature reduces the already low power consumption by eliminating the need for CPU intervention until a packet addressed to the target device is received.
- The I²C enhanced slave interface appears as a 32-byte RAM buffer to the external I²C master. Using a simple predefined protocol, the master controls the read and write pointers into the RAM. When this method is enabled, the slave does not stall the bus when receiving data bytes in active mode. For usage details, refer to the application note I2C Enhanced Slave Operation AN56007.
- Low voltage detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced poweron-reset (POR) circuit eliminates the need for a system supervisor.
- An internal reference provides an absolute reference for capacitive sensing.
- A register-controlled bypass mode allows the user to disable the LDO regulator.

Getting Started

For in depth information, along with detailed programming details, see the $PSoC^{\mathbb{R}}$ Technical Reference Manual.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web.

Application Notes

Cypress application notes are an excellent introduction to the wide variety of possible PSoC designs.

Development Kits

PSoC Development Kits are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

Training

Free PSoC technical training (on demand, webinars, and workshops), which is available online via www.cypress.com, covers a wide variety of topics and skill levels to assist you in your designs.

CYPros Consultants

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the CYPros Consultants web site.

Solutions Library

Visit our growing library of solution focused designs. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

Technical Support

Technical support – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.



Development Tools

PSoC Designer[™] is the revolutionary integrated design environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
- □ Hardware and software I²C slaves and masters □ Full-speed USB 2.0
- D Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

PSoC Designer Software Subsystems

Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-toanalog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this lets you to use more than 100 percent of PSoC's resources for an application.

Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

Assemblers. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also lets you to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and guick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

In-Circuit Emulator

A low-cost, high-functionality in-circuit emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.





Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed-function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and lowering inventory costs. These configurable resources, called PSoC blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is:

- 1. Select user modules.
- 2. Configure user modules.
- 3. Organize and connect.
- 4. Generate, verify, and debug.

Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

Configure User Modules

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more digital PSoC blocks, one for each eight bits of resolution. Using these parameters, you can establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All of the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information that you may need to successfully implement your design.

Organize and Connect

Build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. Perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides APIs with high-level functions to control and respond to hardware events at run time, and interrupt service routines that you can adapt as needed.

A complete code development environment lets you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (accessed by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full-speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer. It lets you to define complex breakpoint events that include monitoring address and data bus values, memory locations, and external signals.



Pinouts

The CY8C20336H/CY8C20446H PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of digital I/O and connection to the common analog bus. However, V_{SS}, V_{DD}, and XRES are not capable of digital I/O.

24-Pin QFN

Table 1. Pin Definitions - CY8C20336H ^[3, 4]

Pin	Ту	pe	Namo	Description
No.	Digital	Analog	Name	Description
1	I/O	I	P2[5]	Crystal output (XOut)
2	I/O	I	P2[3]	Crystal input (XIn)
3	I/O	I	P2[1]	
4	IOHR	I	P1[7]	I ² C SCL, SPI SS
5	IOHR	I	P1[5]	I ² C SDA, SPI MISO
6	IOHR	Ι	P1[3]	SPI CLK
7	IOHR	I	P1[1]	ISSP CLK ^[5] , I ² C SCL, SPI MOSI
8			NC	No connection
9	Po	wer	Vss	Ground connection
10	IOHR	I	P1[0]	ISSP DATA ^[5] , I ² C SDA, SPI CLK
11	IOHR	I	P1[2]	
12	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
13	IOHR	I	P1[6]	
14	In	put	XRES	Active high external reset with internal pull down
15	I/O	I	P2[0]	
16	IOH	I	P0[0]	
17	IOH		P0[2]	
18	IOH	I	P0[4]	
19	IOH	I	P0[6]	
20	Po	wer	V_{DD}	Supply voltage
21	IOH	I	P0[7]	
22	IOH	I	P0[5]	
23	IOH	I	P0[3]	Integrating input
24	IOH	I	P0[1]	Integrating input
CP	Power		V _{SS}	Center pad must be connected to ground

Figure 2. CY8C20336H PSoC Device



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

Notes

- During power-up or reset event, device P1[1] and P1[0] may disturb the l²C bus. Use alternate pins if you encounter any issues.
 The center pad (CP) on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
 These are the ISSP pins, which are not High Z at POR (Power On Reset).



ৰ ৰ ৰ

32-Pin QFN

Table 2. Pin Definitions - CY8C20446H PSoC Device [6, 7]

Pin	Ту	/ре	Nome	Description		
No.	Digital	Analog	Name	Description		
1	IOH	I	P0[1]	Integrating input		
2	I/O	I	P2[7]			
3	I/O	I	P2[5]	Crystal output (XOut)		
4	I/O	I	P2[3]	Crystal input (XIn)		
5	I/O	I	P2[1]			
6	I/O	I	P3[3]			
7	I/O	I	P3[1]			
8	IOHR	I	P1[7]	I ² C SCL, SPI SS		
9	IOHR	I	P1[5]	I ² C SDA, SPI MISO		
10	IOHR	I	P1[3]	SPI CLK.		
11	IOHR	I	P1[1]	ISSP CLK ^[8] , I ² C SCL, SPI MOSI.		
12	Po	wer	Vss	Ground connection.		
13	IOHR	I	P1[0]	ISSP DATA ^[8] , I ² C SDA., SPI CLK		
14	IOHR	I	P1[2]			
15	IOHR	I	P1[4]	Optional external clock input (EXTCLK)		
16	IOHR	I	P1[6]			
17	In	put	XRES	Active high external reset with internal pull down		
18	I/O	I	P3[0]			
19	I/O	I	P3[2]			
20	I/O	I	P2[0]			
21	I/O	I	P2[2]			
22	I/O	I	P2[4]			
23	I/O	I	P2[6]			
24	IOH	I	P0[0]			
25	IOH	I	P0[2]			
26	IOH	I	P0[4]			
27	IOH	I	P0[6]			
28	Po	wer	V _{DD}	Supply voltage		
29	IOH	I	P0[7]			
30	IOH	I	P0[5]			
31	IOH	I	P0[3]	Integrating input		
32	Po	wer	V _{SS}	Ground connection		
CP	Power		V _{SS}	Center pad must be connected to ground		



Notes

- Buring power-up or reset event, device P1[1] and P1[0] may disturb the l²C bus. Use alternate pins if you encounter any issues.
 The center pad (CP) on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
 These are the ISSP pins, which are not High Z at POR (Power On Reset).

V_{ss} Po[3] / V_{DD} V_{DD} Po[6] / Po[2] / 31 29**-**28-27-26 80 52 AI, P0[1] 24 P0[0], AI AI, P2[7] P2[6], AI 2 23 AI, XOut, P2[5] 22= P2[4], AI **3** AI, XIn, P2[3] QFN **-**4 21∎ P2[2], AI AI, P2[1] 5 (Top View) 20 P2[0], AI AI, P3[3] **6** 19= P3[2], AI AI, P3[1] - 7 AI, I2 C SCL, SPI SS, P1[7] 8 8 18= P3[0], AI .₀∎ ₽ XRES 12 15 10 13 4 5 п П П п п п 0 п , EXTCLK, P1[4] Al, P1[6] AI, I²C SDA, SPI MISO, P1[5] AI, SPI CLK, P1[3] AI, ISSP CLK, I2C SCL, SPI MOSI, P1[1] AI, P1[2] ISSP DATA, I²C SDA, SPI CLK, P1[0] $V_{\rm SS}$ Ą Ŕ

Figure 3. CY8C20446H PSoC Device ਵ ਵ ਵ

35 34■

33⊏

32

31

30

29 28

27

26 87 87 87 ²⁵

Center pad must be connected to ground

P2[6],AI P2[4],AI

P2[2],AI

P2[0],AI

P4[2],AI

P4[0],AI

P3[6],AI P3[4], AI

P3[2],AI

P3[0], AI XRES

P1[6], AI



48-Pin QFN OCD

The 48-pin QFN part is for the CY8C20066A On-Chip Debug (OCD) PSoC device. Note that this part is only used for in-circuit debugging.^[9]

Pin No.	Digital	Analog	Name	Description			Fig	ure 4. C	Result Result
1			OCDOE	OCD mode direction pin					PO[1 Vss PO[5 PO[6 PO[6 PO[6 PO[6 PO[6 PO[6
2	I/O	1	P2[7]						84147 84444 84444 84444 84444 84444 84444 84444 84444 84444 844444 84444 84444 84444 84444 84444 84444 84444 84444 84444 84444 844444 84444 84444 84444 84444 844444 844444 844444 844444 8444444 8444444444 844444 84444444444
3	I/O	I	P2[5]	Crystal output (XOut)				AI, P2[7]	2 35
4	I/O	I	P2[3]	Crystal input (XIn)			AI, XC	Dut, P2[5]	3 34
5	I/O	I	P2[1]				AI, X	In , P2[3]	4 33
6	I/O	I	P4[3]					AI , P2[1] P AI , P4[3] P	6 QFN 31
7	I/O	I	P4[1]					AI , P4[1] 🗖	7 (Top View) 30
8	I/O	I	P3[7]					AI, P3[7]	8 29
9	I/O	I	P3[5]					AI, P3[3]	9 20 10 27
10	I/O	I	P3[3]					AI, P3[1] 🗖	11 26
11	I/O	I	P3[1]		<i>,</i>	AI, I2 C SC	L, SPI	SS, P1[7]	¹² ²³ ²⁵ ²⁵ ²⁶ ²⁶ ²⁶ ²⁶ ²⁷ ²⁷ ²⁷ ²⁷ ²⁷ ²⁷ ²⁷ ²⁷
12	IOHR	I	P1[7]	I ² C SCL, SPI SS					
13	IOHR	I	P1[5]	I ² C SDA, SPI MISO					K, P1 4, P1
14			CCLK	OCD CPU clock output					SO, / .K, A MOS MOS
15			HCLK	OCD high speed clock output					PI MI , SPI CL M, EY SF
16	IOHR	I	P1[3]	SPI CLK.					A, SI SCLL
17	IOHR	I	P1[1]	ISSP CLK ^[12] , I ² C SCL, SPI MOSI					C SC , 12C
18	Pow	er	Vss	Ground connection					CLLK
19	I/O		D+	USB D+					AI, L
20	I/O		D-	USB D-					AI,
21	Pow	er	V _{DD}	Supply voltage					
22	IOHR	Ι	P1[0]	ISSP DATA ⁽¹²⁾ , I ² C SDA, SPI CLK					
23	IOHR	Ι	P1[2]		Pin No.	Digital	Analog	Name	Description
24	IOHR	Ι	P1[4]	Optional external clock input (EXTCLK)	37	IOH	Ι	P0[0]	
25	IOHR		P1[6]		38	IOH	I	P0[2]	
26	Inpu	ut	XRES	Active high external reset with internal pull down	39	IOH	Ι	P0[4]	
27	I/O	- 1	P3[0]		40	IOH	Ι	P0[6]	
28	I/O	- 1	P3[2]		41	Pow	er	V _{DD}	Supply voltage
29	I/O	- 1	P3[4]		42			OCDO	OCD even data I/O
30	I/O	Ι	P3[6]		43			OCDE	OCD odd data output
31	I/O	Ι	P4[0]		44	IOH	Ι	P0[7]	
32	I/O	Ι	P4[2]		45	IOH	Ι	P0[5]	
33	I/O	Ι	P2[0]		46	IOH	I	P0[3]	Integrating input
34	I/O		P2[2]		47	Pow	er	Ves	Ground connection

Table 3. Pin Definitions - CY8C20066A PSoC Device [10, 11]

LEGEND A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

Notes

35

36

I/O

I/O

I

Т

P2[4]

P2[6]

This part is available in limited quantities for In-Circuit Debugging during prototype development. It is not available in production volumes.
 During power-up or reset event, device P1[1] and P1[0] may disturb the I²C bus. Use alternate pins if you encounter any issues.

The center pad (CP) on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
 These are the ISSP pins, which are not High Z at power on reset (POR).

IOH

Power

P0[1]

VSS

48

CP



Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C20x36H/46H PSoC devices. For the latest electrical specifications, confirm that you have the most recent data sheet by visiting the web at http://www.cypress.com/psoc.



Figure 5. Voltage versus CPU Frequency

Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Table 4. Absolute Maximum Ratings

Symbol	Description	Conditions	Min	Тур	Max	Units
T _{STG}	Storage temperature	Higher storage temperatures reduce data retention time. Recommended Storage Temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 85 °C degrades reliability.	-55	+25	+125	ů
V _{DD}	Supply voltage relative to V_{SS}		-0.5	-	+6.0	V
V _{IO}	DC input voltage		$V_{SS} - 0.5$	-	V _{DD} + 0.5	V
V _{IOZ}	DC voltage applied to tristate		V _{SS} –0.5	-	V _{DD} + 0.5	V
I _{MIO}	Maximum current into any port pin		-25	-	+50	mA
ESD	Electrostatic discharge voltage	Human body model ESD	2000	-	-	V
LU	Latch up current	In accordance with JESD78 standard	_	_	200	mA

Operating Temperature

Table 5. Operating Temperature

Symbol	Description	Conditions	Min	Тур	Max	Units
T _A	Ambient temperature		-40	-	+85	°C
T _C	Commercial temperature range		0	-	70	°C
TJ	Operational die temperature	The temperature rise from ambient to junction is package specific. Refer the table Thermal Impedances per Package on page 28. The user must limit the power consumption to comply with this requirement.	-40	_	+100	°C





DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 6. DC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V _{DD} ^[13]	Supply voltage	Refer the table DC POR and LVD Specifications on page 17	1.71	-	5.50	V
I _{DD24}	Supply current, IMO = 24 MHz	Conditions are V _{DD} \leq 3.0 V, T _A = 25 °C, CPU = 24 MHz. CapSense running at 12 MHz, no I/O sourcing current	-	3.32	4.00	mA
I _{DD12}	Supply current, IMO = 12 MHz	Conditions are $V_{DD} \le 3.0$ V, $T_A = 25$ °C, CPU = 12 MHz. CapSense running at 12 MHz, no I/O sourcing current	-	1.86	2.60	mA
I _{DD6}	Supply current, IMO = 6 MHz	Conditions are $V_{DD} \le 3.0$ V, $T_A = 25$ °C, CPU = 6 MHz. CapSense running at 6 MHz, no I/O sourcing current	-	1.13	1.80	mA
I _{SB0}	Deep sleep current	$V_{DD}{\leq}3.0$ V, T_{A} = 25 °C, I/O regulator turned off	_	0.10	0.50	μA
I _{SB1}	Standby current with POR, LVD, and sleep timer	$V_{DD}{\leq}3.0$ V, T_A = 25 °C, I/O regulator turned off	_	1.07	1.50	μÂ

Note

13. When V_{DD} remains in the range from 1.71 V to 1.9 V for more than 50 μsec, the slew rate when moving from the 1.71 V to 1.9 V range to greater than 2 V must be slower than 1 V/500 usec to avoid triggering POR. The only other restriction on slew rates for any other voltage range or transition is the SR_{POWER_UP} parameter.



DC General Purpose I/O Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and -40 °C \leq T_A \leq 85 °C, 2.4 V to 3.0 V and -40 °C \leq T_A \leq 85 °C, or 1.71 V to 2.4 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 7. 3.0 V to 5.5 V DC GPIO Specification

Symbol	Description	Conditions	Min	Тур	Max	Units
R _{PU}	Pull-up resistor		4	5.60	8	kΩ
V _{OH1}	High output voltage port 2 or 3 pins	$I_{OH} \le 10 \ \mu$ A, maximum of 10 mA source current in all I/Os	V _{DD} – 0.20	_	-	V
V _{OH2}	High output voltage port 2 or 3 pins	I _{OH} = 1 mA, maximum of 20 mA source current in all I/Os	V _{DD} – 0.90	_	-	V
V _{OH3}	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I_{OH} < 10 μ A, maximum of 10 mA source current in all I/Os	V _{DD} – 0.20	_	_	V
V _{OH4}	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I _{OH} = 5 mA, maximum of 20 mA source current in all I/Os	V _{DD} – 0.90	_	_	V
V _{OH5}	High output voltage port 1 pins with LDO regulator enabled for 3 V out	I_{OH} < 10 $\mu A,$ V_{DD} > 3.1 V, maximum of 4 I/Os all sourcing 5 mA	2.85	3.00	3.30	V
V _{OH6}	High output voltage port 1 pins with LDO regulator enabled for 3 V out	I _{OH} = 5 mA, V _{DD} > 3.1 V, maximum of 20 mA source current in all I/Os	2.20	_	_	V
V _{OH7}	High output voltage port 1 pins with LDO enabled for 2.5 V out	I_{OH} < 10 μ A, V _{DD} > 2.7 V, maximum of 20 mA source current in all I/Os	2.35	2.50	2.75	V
V _{OH8}	High output voltage port 1 pins with LDO enabled for 2.5 V out	I _{OH} = 2 mA, V _{DD} > 2.7 V, maximum of 20 mA source current in all I/Os	1.90	-	-	~
V _{OH9}	High output voltage port 1 pins with LDO enabled for 1.8 V out	I_{OH} < 10 μ A, V _{DD} > 2.7 V, maximum of 20 mA source current in all I/Os	1.60	1.80	2.10	V
V _{OH10}	High output voltage port 1 pins with LDO enabled for 1.8 V out	I _{OH} = 1 mA, V _{DD} > 2.7 V, maximum of 20 mA source current in all I/Os	1.20	_	_	V
V _{OL}	Low output voltage	I_{OL} = 25 mA, V_{DD} > 3.3 V, maximum of 60 mA sink current on even port pins (for example, P0[2] and P1[4]) and 60 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	-	0.75	V
V _{IL}	Input low voltage		-	_	0.80	V
V _{IH}	Input high voltage		2.00	_	_	V
V _H	Input hysteresis voltage		_	80	_	mV
IIL	Input leakage (absolute value)		_	0.001	1	μA
C _{PIN}	Pin capacitance	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF



Table 8. 2.4 V to 3.0 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Мах	Units
R _{PU}	Pull-up resistor		4	5.60	8	kΩ
V _{OH1}	High output voltage port 2 or 3 pins	I_{OH} < 10 μ A, maximum of 10 mA source current in all I/Os	V _{DD} – 0.20	-	_	V
V _{OH2}	High output voltage port 2 or 3 pins	I _{OH} = 0.2 mA, maximum of 10 mA source current in all I/Os	V _{DD} – 0.40	-	_	V
V _{OH3}	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I_{OH} < 10 μ A, maximum of 10 mA source current in all I/Os	V _{DD} – 0.20	-	-	V
V _{OH4}	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I _{OH} = 2 mA, maximum of 10 mA source current in all I/Os	V _{DD} – 0.50	_	-	V
V _{OH5A}	High output voltage port 1 pins with LDO enabled for 1.8 V out	I_{OH} < 10 μ A, V_{DD} > 2.4 V, maximum of 20 mA source current in all I/Os	1.50	1.80	2.10	V
V _{OH6A}	High output voltage port 1 pins with LDO enabled for 1.8 V out	I _{OH} = 1 mA, V _{DD} > 2.4 V, maximum of 20 mA source current in all I/Os	1.20	_	-	V
V _{OL}	Low output voltage	I _{OL} = 10 mA, maximum of 30 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	_	0.75	V
V _{IL}	Input low voltage		-	-	0.72	V
V _{IH}	Input high voltage		1.40	-	_	V
V _H	Input hysteresis voltage		-	80	_	mV
IIL	Input leakage (absolute value)		-	1	1000	nA
C _{PIN}	Capacitive load on pins	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF

Table 9. 1.71 V to 2.4 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R _{PU}	Pull-up resistor		4	5.60	8	kΩ
V _{OH1}	High output voltage port 2 or 3 pins	I_{OH} = 10 µA, maximum of 10 mA source current in all I/Os	V _{DD} – 0.20	_	-	V
V _{OH2}	High output voltage port 2 or 3 pins	I _{OH} = 0.5 mA, maximum of 10 mA source current in all I/Os	V _{DD} – 0.50	-	-	V
V _{OH3}	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I _{OH} = 100 μA, maximum of 10 mA source current in all I/Os	V _{DD} – 0.20	-	-	V
V _{OH4}	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I _{OH} = 2 mA, maximum of 10 mA source current in all I/Os	V _{DD} – 0.50	-	-	V
V _{OL}	Low output voltage	I _{OL} = 5 mA, maximum of 20 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	-	0.40	V
V _{IL}	Input low voltage		-	-	$0.30 \times V_{DD}$	V
V _{IH}	Input high voltage		$0.65 \times V_{DD}$	-	-	V



Table 9. 1.71 V to 2.4 V DC GPIO Specifications (continued)

Symbol	Description	Conditions	Min	Тур	Max	Units
V _H	Input hysteresis voltage		-	80	-	mV
IIL	Input leakage (absolute value)		-	1	1000	nA
C _{PIN}	Capacitive load on pins	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF

Table 10.DC Characteristics – USB Interface

Symbol	Description	Conditions	Min	Тур	Max	Units
Rusbi	USB D+ pull-up resistance	With idle bus	900	-	1575	Ω
Rusba	USB D+ pull-up resistance	While receiving traffic	1425	-	3090	Ω
Vohusb	Static output high		2.8	-	3.6	V
Volusb	Static output low		-	-	0.3	V
Vdi	Differential input sensitivity		0.2	-	_	V
Vcm	Differential input common mode range		0.8	-	2.5	V
Vse	Single-ended receiver threshold		0.8	-	2.0	V
Cin	Transceiver capacitance		-	-	50	pF
lio	High-Z state data line leakage	On D+ or D- line	-10	-	+10	μA
Rps2	PS/2 pull-up resistance		3000	5000	7000	Ω
Rext	External USB series resistor	In series with each USB pin	21.78	22.0	22.22	Ω

DC Analog Mux Bus Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 11. DC Analog Mux Bus Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R _{SW}	Switch resistance to common analog bus		-	-	800	Ω
R _{GND}	Resistance of initialization switch to V_{SS}		_	-	800	Ω

The maximum pin voltage for measuring R_{SW} and R_{GND} is 1.8 V

DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 12. DC Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Мах	Units
V _{LPC}	Low power comparator (LPC) common mode	Maximum voltage limited to V _{DD}	0.0	I	1.8	V
I _{LPC}	LPC supply current		-	10	40	μΑ
V _{OSLPC}	LPC voltage offset		Ι	2.5	30	mV



Comparator User Module Electrical Specifications

The following table lists the guaranteed maximum and minimum specifications. Unless stated otherwise, the specifications are for the entire device voltage and temperature operating range: –40 °C \leq TA \leq 85 °C, 1.71 V \leq V_{DD} \leq 5.5 V.

Table 13. Comparator User Module Electrical Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
T _{COMP}	Comparator response time	50-mV overdrive	_	70	100	ns
Offset		Valid from 0.2 V to V_{DD} – 0.2 V	_	2.5	30	mV
Current		Average DC current, 50 mV overdrive	_	20	80	μA
DSDD	Supply voltage > 2 V	Power supply rejection ratio	_	80	-	dB
FORK	Supply voltage < 2 V	Power supply rejection ratio	_	40	-	dB
Input Range			0	-	1.5	V

ADC Electrical Specifications

Table 14.ADC User Module Electrical Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
Input						
V _{IN}	Input voltage range		0	-	VREFADC	V
C _{IIN}	Input capacitance		-	-	5	pF
R _{IN}	Input resistance	Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution	1/(500fF × data clock)	1/(400fF × data clock)	1/(300fF × data clock)	Ω
Reference	·					
V _{REFADC}	ADC reference voltage		1.14	_	1.26	V
Conversion Rate						
F _{CLK}	Data clock	Source is chip's internal main oscillator. See AC Chip-Level Specifications on page 18 for accuracy	2.25	-	6	MHz
S8	8-bit sample rate	Data clock set to 6 MHz. Sample Rate = 0.001/ (2^Resolution/Data clock)	_	23.43	_	ksps
S10	10-bit sample rate	Data clock set to 6 MHz. Sample Rate = 0.001/ (2^Resolution/Data clock)	-	5.85	_	ksps
DC Accuracy			1	1		
RES	Resolution	Can be set to 8-, 9-, or 10-bit	8	_	10	bits
DNL	Differential nonlinearity		-1	-	+2	LSB
INL	Integral nonlinearity		-2	_	+2	LSB
E _{OFFSET}	Offset error	8-bit resolution	0	3.20	19.20	LSB
		10-bit resolution	0	12.80	76.80	LSB
E _{GAIN}	Gain error	For any resolution	-5	-	+5	%FSR
Power	·					
I _{ADC}	Operating current		-	2.10	2.60	mA
PSRR	Power supply rejection ratio	PSRR (V _{DD} > 3.0 V)	-	24	_	dB
		PSRR (V _{DD} < 3.0 V)	-	30	_	dB



DC POR and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 15. DC POR and LVD Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V _{POR0}	1.66 V selected in PSoC Designer	V_{DD} must be greater than or equal to 1.71 V	1.61	1.66	1.71	V
V _{POR1}	2.36 V selected in PSoC Designer	reset from watchdog.	-	2.36	2.41	
V _{POR2}	2.60 V selected in PSoC Designer		-	2.60	2.66	1
V _{POR3}	2.82 V selected in PSoC Designer		-	2.82	2.95	
V _{LVD0}	2.45 V selected in PSoC Designer		2.40	2.45	2.51	V
V _{LVD1}	2.71 V selected in PSoC Designer		2.64 ^[14]	2.71	2.78	
V _{LVD2}	2.92 V selected in PSoC Designer		2.85 ^[15]	2.92	2.99	
V _{LVD3}	3.02 V selected in PSoC Designer		2.95 ^[16]	3.02	3.09	
V _{LVD4}	3.13 V selected in PSoC Designer		3.06	3.13	3.20	
V _{LVD5}	1.90 V selected in PSoC Designer		1.84	1.90	2.32	
V _{LVD6}	1.80 V selected in PSoC Designer		1.75 ^[17]	1.80	1.84]
V _{LVD7}	4.73 V selected in PSoC Designer		4.62	4.73	4.83	

DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 16. DC Programming Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
Vdd _{IWRITE}	Supply voltage for flash write operations		1.71	-	5.25	V
I _{DDP}	Supply current during programming or verify		_	5	25	mA
V _{ILP}	Input low voltage during programming or verify	See the appropriate DC General Purpose I/O Specifications on page 13	-	-	V _{IL}	V
V _{IHP}	Input high voltage during programming or verify	See appropriate DC General Purpose I/O Specifications on page 13 table on pages 15 or 16	V _{IH}	-	-	V
I _{ILP}	Input current when applying V _{ILP} to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	-	_	0.2	mA
I _{IHP}	Input current when applying V _{IHP} to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	-	_	1.5	mA
V _{OLP}	Output low voltage during programming or verify		_	-	V _{SS} + 0.75	V
V _{OHP}	Output high voltage during programming or verify	See appropriate DC General Purpose I/O Specifications on page 13 table on page 16. For V_{DD} > 3 V use V_{OH4} in Table 5 on page 11.	V _{OH}	-	V _{DD}	V
Flash _{ENPB}	Flash write endurance	Erase/write cycles per block	50,000	-	-	-
Flash _{DR}	Flash data retention	Following maximum flash write cycles; ambient temperature of 55 °C	10	20	-	Years

Notes

14. Always greater than 50 mV above V_{PPOR1} voltage for falling supply. 15. Always greater than 50 mV above V_{PPOR2} voltage for falling supply. 16. Always greater than 50 mV above V_{PPOR3} voltage for falling supply. 17. Always greater than 50 mV above V_{PPOR0} voltage for falling supply.



AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 17. AC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{IMO24}	IMO frequency at 24-MHz setting		22.8	24	25.2	MHz
F _{IMO12}	IMO frequency at 12-MHz setting		11.4	12	12.6	MHz
F _{IMO6}	IMO frequency at 6-MHz setting		5.7	6.0	6.3	MHz
F _{CPU}	CPU frequency		0.75	-	25.20	MHz
F _{32K1}	ILO frequency		19	32	50	kHz
F _{32K_U}	ILO untrimmed frequency		13	32	82	kHz
DC _{IMO}	Duty cycle of IMO		40	50	60	%
DC _{ILO}	ILO duty cycle		40	50	60	%
SR _{POWER_UP}	Power supply slew rate	V_{DD} slew rate during power-up	-	-	250	V/ms
T _{XRST}	External reset pulse width at power-up	After supply voltage is valid	1	-	-	ms
T _{XRST2}	External reset pulse width after power-up ^[18]	Applies after part has booted	10	_	_	μS



AC General Purpose I/O Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 18. AC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Мах	Units
F _{GPIO}	GPIO operating frequency	Normal strong mode port 0, 1	0	-	6 MHz for 1.71 V <v<sub>DD < 2.40 V 12 MHz for</v<sub>	MHz
			0	-	2.40 V < V _{DD} < 5.50 V	
T _{RISE23}	Rise time, strong mode, Cload = 50 pF ports 2 or 3	V _{DD} = 3.0 to 3.6 V, 10% – 90%	15	-	80	ns
T _{RISE23L}	Rise time, strong mode low supply, Cload = 50 pF, ports 2 or 3	V _{DD} = 1.71 to 3.0 V, 10% – 90%	15	-	80	ns
T _{RISE01}	Rise time, strong mode, Cload = 50 pF ports 0 or 1	V _{DD} = 3.0 to 3.6 V, 10% – 90% LDO enabled or disabled	10	-	50	ns
T _{RISE01L}	Rise time, strong mode low supply, Cload = 50 pF, ports 0 or 1	V _{DD} = 1.71 to 3.0 V, 10% – 90% LDO enabled or disabled	10	-	80	ns
T _{FALL}	Fall time, strong mode, Cload = 50 pF all ports	V _{DD} = 3.0 to 3.6 V, 10% – 90%	10	-	50	ns
T _{FALLL}	Fall time, strong mode low supply, Cload = 50 pF, all ports	V _{DD} = 1.71 to 3.0 V, 10% – 90%	10	_	70	ns

Figure 6. GPIO Timing Diagram





Table 19.AC Characteristics – USB Data Timings

Symbol	Description	Conditions	Min	Тур	Max	Units
T _{DRATE}	Full-speed data rate	Average bit rate	12 – 0.25%	12	12 + 0.25%	MHz
T _{JR1}	Receiver jitter tolerance	To next transition	-18.5	_	18.5	ns
T _{JR2}	Receiver jitter tolerance	To pair transition	-9	_	9	ns
T _{DJ1}	FS driver jitter	To next transition	-3.5	_	3.5	ns
T _{DJ2}	FS driver jitter	To pair transition	-4.0	-	4.0	ns
T _{FDEOP}	Source jitter for differential transition	To SE0 transition	-2	_	5	ns
T _{FEOPT}	Source SE0 interval of EOP		160	_	175	ns
T _{FEOPR}	Receiver SE0 interval of EOP		82	_		ns
T _{FST}	Width of SE0 interval during differential transition		-	_	14	ns

Table 20. AC Characteristics – USB Driver

Symbol	Description	Conditions	Min	Тур	Max	Units
T _{FR}	Transition rise time	50 pF	4	_	20	ns
T _{FF}	Transition fall time	50 pF	4	_	20	ns
T _{FRFM} ^[19]	Rise/fall time matching		90	_	111	%
Vcrs	Output signal crossover voltage		1.30	-	2.00	V

AC Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 21. AC Low Power Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
T _{LPC}	Comparator response time, 50 mV overdrive	50 mV overdrive does not include offset voltage.	_	_	100	ns

AC External Clock Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 22. AC External Clock Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{OSCEXT}	Frequency (external oscillator frequency)		0.75	-	25.20	MHz
	High period		20.60	-	5300	ns
	Low period		20.60	-	-	ns
	Power-up IMO to switch		150	_	_	μS

Note

 T_{FRFM} is not met under all conditions. There is a corner case at lower supply voltages, such as those under 3.3 V. This condition does not affect USB communications. Signal integrity tests show an excellent eye diagram at 3.15 V.



AC Programming Specifications



The following table lists the guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 23. AC Programming Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
T _{RSCLK}	Rise time of SCLK		1	—	20	ns
T _{FSCLK}	Fall time of SCLK		1	-	20	ns
T _{SSCLK}	Data Setup time to falling edge of SCLK		40	-	-	ns
T _{HSCLK}	Data Hold time from falling edge of SCLK		40	-	-	ns
F _{SCLK}	Frequency of SCLK		0	-	8	MHz
T _{ERASEB}	Flash erase time (Block)		-	-	18	ms
T _{WRITE}	Flash block write time		-	-	25	ms
T _{DSCLK}	Data out delay from falling edge of SCLK	3.6 < V _{DD}	-	-	60	ns
T _{DSCLK3}	Data out delay from falling edge of SCLK	$3.0 \le V_{DD} \le 3.6$	-	-	85	ns
T _{DSCLK2}	Data out delay from falling edge of SCLK	$1.71 \le V_{DD} \le 3.0$	-	-	130	ns
T _{XRST3}	External reset pulse width after power-up	Required to enter programming mode when coming out of sleep	300	-	_	μS
T _{XRES}	XRES Pulse Length		300	-	-	μS
T _{VDDWAIT}	V _{DD} stable to wait-and-poll hold off		0.1	-	1	ms
T _{VDDXRES}	V _{DD} stable to XRES assertion delay		14.27	-	-	ms
T _{POLL}	SDATA high pulse time		0.01	-	200	ms
T _{ACQ}	"Key window" time after a V _{DD} ramp acquire event, based on 256 ILO clocks.		3.20	-	19.60	ms
T _{XRESINI}	"Key window" time after an XRES event, based on eight ILO clocks		98	_	615	μS





AC I²C Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 24. AC Characteristics of the I²C SDA and SCL Pins

Symbol	Description		Standard Mode		Fast Mode	
			Max	Min	Max	
f _{SCL}	SCL clock frequency	0	100	0	400	kHz
t _{HD;STA}	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4.0	-	0.6	-	μS
t _{LOW}	LOW period of the SCL clock	4.7	-	1.3	-	μS
t _{HIGH}	HIGH period of the SCL clock	4.0	-	0.6	-	μS
t _{SU;STA}	Setup time for a repeated START condition	4.7	-	0.6	-	μS
t _{HD;DAT}	Data hold time	0	3.45	0	0.9	μs
t _{SU;DAT}	Data setup time	250	-	100 ^[20]	-	ns
t _{SU;STO}	Setup time for STOP condition	4.0	-	0.6	-	μS
t _{BUF}	Bus-free time between a STOP and START condition	4.7	-	1.3	-	μS
t _{SP}	Pulse width of spikes are suppressed by the input filter.	_	-	0	50	ns





Note

20. A Fast-Mode I²C-bus device can be used in a Standard Mode I²C-bus system, but the requirement t_{SU:DAT} ≥ 250 ns must then be met. This automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{max} + t_{SU;DAT} = 1000 + 250 = 1250 ns (according to the Standard-Mode I²C-bus specification) before the SCL line is released.



Table 25. SPI Master AC Specifications

Symbol	Description	Conditions	Min	Тур	Мах	Units
F _{SCLK}	SCLK clock frequency	$V_{DD} \ge 2.4 V$	-	-	6	MHz
		V _{DD} < 2.4 V	-	-	3	
DC	SCLK duty cycle		_	50	_	%
T _{SETUP}	MISO to SCLK setup time	$V_{DD} \ge 2.4 \text{ V}$	60	_	_	ns
		V _{DD} < 2.4 V	100	-	-	
T _{HOLD}	SCLK to MISO hold time		40	-	-	ns
T _{OUT_VAL}	SCLK to MOSI valid time		-	-	40	ns
T _{OUT_H}	MOSI high time		40	_	_	ns

Figure 9. SPI Master Mode 0 and 2







Figure 10. SPI Master Mode 1 and 3



Table 26. SPI Slave AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{SCLK}	SCLK clock frequency	-	-	-	4	MHz
T _{LOW}	SCLK low time	-	42	-	-	ns
T _{HIGH}	SCLK high time	-	42	-	-	ns
T _{SETUP}	MOSI to SCLK setup time	-	30	-	-	ns
T _{HOLD}	SCLK to MOSI hold time	-	50	-	-	ns
T _{SS_MISO}	SS high to MISO valid	-	-	-	153	ns
T _{SCLK_MISO}	SCLK to MISO valid	-	-	-	125	ns
T _{SS_HIGH}	SS high time	-	50	-	-	ns
T _{SS_CLK}	Time from SS low to first SCLK	-	2/SCLK	_	-	ns
T _{CLK_SS}	Time from last SCLK to SS high	-	2/SCLK	_	_	ns







Figure 11. SPI Slave Mode 0 and 2



