

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










Automotive PSoC[®] Programmable System-on-Chip™

Features

- Automotive Electronics Council (AEC) Q100 qualified
- Powerful Harvard-architecture processor
 - M8C processor speeds up to 24 MHz
 - □ 8 × 8 multiply, 32-bit accumulate
 - □ Low power at high speed
 - □ Automotive A-grade: 3.0 V to 5.25 V operation at −40 °C to +85 °C temperature range
 - $\hfill \Box$ Automotive E-grade: 4.75 V to 5.25 V operation at –40 °C to +125 °C temperature range
- Advanced peripherals (PSoC[®] blocks)
 - ☐ Six analog Type 'E' PSoC blocks provide:
 - Up to four comparators with digital-to-analog converters (DAC) references
 - Up to 10-bit single or dual analog-to-digital converters (ADCs)
 - □ Up to eight digital PSoC blocks provide:
 - 8 to 32-bit timers, counters, and pulse width modulators (PWMs)
 - · One-shot, multi-shot mode in timers and PWMs
 - · PWM with deadband in one digital block
 - Shift register, cyclical redundancy check (CRC), and pseudo random sequence (PRS) modules
 - Full- or half-duplex UARTs
 - SPI masters or slaves, 8- to 16-bit variable data length
 - Connectable to all general-purpose I/O (GPIO) pins
 - Complex peripherals by combining blocks
 - □ Powerful synchronization support, analog module operations can be synchronized by digital blocks or external signals.
- High-speed 10-bit successive approximation register (SAR) ADC with sample and hold optimized for embedded control
- CY8C22345H devices Integrate Immersion[®] TouchSense[®] Haptics Technology for ERM drive control
- Precision, programmable clocking
 - ☐ Internal oscillator up to 24 MHz
 - □ High accuracy 24 MHz with optional 32-kHz crystal and phase locked loop (PLL)
 - Optional external oscillator, up to 24 MHz
 - □ Internal low speed, low-power oscillator for watchdog and sleep functionality
- Flexible on-chip memory
 - □ Up to 16 KB flash program storage, 1000 erase/write cycles
 - □ Up to 1 KB SRAM data storage
 - □ In-System Serial Programming (ISSP)
 - □ Partial flash updates
 - □ Flexible protection modes
 - □ EEPROM emulation in flash
- Optimized CapSense® resource
 - □ Supports two CapSense channels with simultaneous scanning

- □ Two current DACs provide programmable sensor tuning in firmware
- ☐ Two dedicated clock resources for CapSense
- □ Two dedicated 16-bit timers/counters for CapSense scanning
- Versatile analog mux
 - Common internal analog bus
 - ☐ Simultaneous connection of I/O combinations
- Programmable pin configurations
 - □ 25 mA sink. 10 mA drive on all GPIOs
 - □ Pull-up, pull-down, high Z, strong, or open-drain drive modes on all GPIOs
 - Analog input on all GPIOs
 - □ Configurable interrupt on all GPIOs
- Additional system resources:
 - I²C master, slave, or multi-master
 - · Operation up to 400 kHz
 - · Hardware address detection feature
 - Watchdog and sleep timers
- □ User-configurable low voltage detection
- □ Integrated supervisory circuit
- □ On-chip precision voltage reference
- □ Hardware real time clock (RTC) block

Block Diagram





Contents

PSoC Functional Overview	3
PSoC Core	3
Digital System	3
Analog System	4
Haptics TS2000 Controller	4
Additional System Resources	5
PSoC Device Characteristics	
Getting Started	
Application Notes	6
Development Kits	
Training	6
CYPros Consultants	6
Solutions Library	
Technical Support	6
Development Tools	
PSoC Designer Software Subsystems	6
Designing with PSoC Designer	7
Select User Modules	7
Configure User Modules	7
Organize and Connect	
Generate, Verify, and Debug	7
Pinouts	8
28-pin Part Pinout	8
48-pin Part Pinout	9
Registers	
Register Conventions	
Register Mapping Tables	
Absolute Maximum Ratings	13
Operating Temperature	
Electrical Specifications	
DC Electrical Characteristics	
AC Electrical Characteristics	21

Development Tool Selection	29
Software	29
Development Kits	29
Evaluation Tools	
Device Programmers	30
Accessories (Emulation and Programming)	
Ordering Information	
Ordering Code Definitions	32
Packaging Information	33
Package Dimensions	33
Thermal Impedances	34
Capacitance on Crystal Pins	
Solder Reflow Specifications	34
Tape and Reel Information	35
Tube Information	
Acronyms	39
Reference Documents	39
Document Conventions	40
Units of Measure	40
Numeric Conventions	40
Glossary	40
Errata	45
Part Numbers Affected	
CY8C21x45, CY8C22x45 Qualification Status	45
Errata Summary	45
Document History Page	
Sales, Solutions, and Legal Information	49
Worldwide Sales and Design Support	49
Products	49
PSoC® Solutions	
Cypress Developer Community	49
Technical Support	49



PSoC Functional Overview

The PSoC programmable system-on-chip series of products consists of many devices. These devices are designed to replace multiple traditional MCU-based system components with one low cost single-chip programmable device. PSoC devices include configurable blocks of analog and digital logic, as well as programmable interconnects. This architecture enables the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast CPU, flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts and packages.

The PSoC architecture, shown in the Block Diagram on page 1, consists of four main areas: PSoC core, digital system, analog system, and system resources. Configurable global busing allows the combining of all the device resources into a complete custom system. The PSoC family can have up to five I/O ports connecting to the global digital and analog interconnects, providing access to eight digital blocks [1] and six analog blocks.

PSoC Core

The PSoC core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO

The M8C CPU core is a powerful processor with speeds up to 24 MHz (up to 12 MHz for E-grade devices), providing four MIPS (two MIPS for E-grade devices) 8-bit Harvard architecture microprocessor. The CPU uses an interrupt controller to simplify the programming of real time embedded events.

Program execution is timed and protected using the included Sleep Timer and watchdog timer (WDT).

Memory encompasses 16 KB of flash (8 KB for CY8C21x45 devices) for program storage, 1 KB of SRAM (512 bytes for CY8C21x45 devices) for data storage, and EEPROM emulation using the flash. Program flash uses four protection levels on blocks of 64 bytes, allowing customized software IP protection.


The PSoC device incorporates flexible internal clock generators, including a 24-MHz internal main oscillator (IMO). For A-grade devices the 24-MHz IMO can also be doubled to 48 MHz for use by the digital system. A low-power 32-kHz internal low-speed oscillator (ILO) is provided for the Sleep Timer and WDT. If crystal accuracy is required, the 32.768 kHz external crystal oscillator (ECO) is available for use as a RTC, and can optionally generate a crystal-accurate 24-MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a system resource), provide the flexibility to integrate almost any timing requirement into the PSoC device.

PSoC GPIOs provide connection to the CPU, digital, and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Each pin can also generate a system interrupt.

Digital System

The digital system is composed of eight digital PSoC blocks. Each block is an 8-bit resource that may be used alone or combined with other blocks to form 8-, 16-, 24-, and 32-bit peripherals, which are called user modules.

Figure 1. Digital System Block Diagram [1]



Digital peripheral configurations are:

- PWMs (8- to 16-bit)
- PWMs with deadband (8- to 32-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit)
- One-shot and multi-shot modules
- Full or half-duplex 8-bit UART with selectable parity (up to two full-duplex or four half-duplex)
- SPI master and slave (up to four total) with programmable data length from 8 to 16 bits.
- Shift register (1- to 32-bit)
- I²C master, slave, or multi-master (one available)
- CRC/generator (16-bit)
- IrDA (up to two)
- PRS generators (8- to 32-bit)

Note

1. CY8C22x45 devices have 2 digital rows with 8 digital blocks. CY8C21x45 devices only have 1 digital row with 4 digital blocks.

Document Number: 001-55397 Rev. *M



The digital blocks may be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This provides a choice of system resources for your application. Family resources are shown in Table 1 on page 5.

Analog System

The Analog System of CY8C21x45 and CY8C22x45 PSoC devices consists of a 10-bit SAR ADC and six configurable analog blocks.


The programmable 10-bit SAR ADC is an optimized ADC with a fast maximum sample rate. External filters are required on ADC input channels for antialiasing. This ensures that any out-of-band content is not folded into the input signal band.

Reconfigurable analog resources allow creating complex analog signal flows. Analog peripherals are very flexible and may be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are:

- Analog-to-digital converters (single or dual, with up to 10-bit resolution)
- Pin-to-pin comparator
- Single-ended comparators (up to four) with absolute (1.3 V) reference or DAC reference
- Precision voltage reference (1.3 V nominal)

CY8C21x45 and CY8C22x45 devices have six limited-functionality Type 'E' analog blocks. These analog blocks are arranged in four columns. Each column contains one continuous time (CT) Type E block. The first two columns also have a switched capacitor (SC) type E block. Refer to the PSoC Technical Reference Manual for CY8C21x45 and CY8C22x45 devices for detailed information on the Type E analog blocks.

Figure 2. Analog System Block Diagram



Haptics TS2000 Controller

The CY8C22x45H family of devices features an easy-to-use Haptics controller resource with up to 14 different effects. These effects are available for use with three different, selectable ERM modules.

Additional System Resources

System Resources, some of which are listed in the previous sections, provide additional capability useful for complete systems. Additional resources include a MAC, low voltage detection, and power on reset. The merits of each system resource are:

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks may be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- Additional digital resources and clocks dedicated to and optimized for CapSense.
- RTC hardware block.

- A multiply accumulate (MAC) provides a fast 8-bit multiplier with 32-bit accumulate, to assist in both general math and digital filters.
- The I²C module provides 0 to 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- Low voltage detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced power on reset (POR) circuit eliminates the need for a system supervisor.
- An internal voltage reference provides an absolute reference for the analog system, including ADCs and DACs.

PSoC Device Characteristics

Depending on your PSoC device characteristics, the digital and analog systems can have varying numbers of digital and analog blocks. The following table lists the resources available for specific PSoC device groups. The PSoC families covered by this datasheet are highlighted in the table.

Table 1. PSoC Device Characteristics

PSoC Part Number	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size
CY8C29x66 ^[2]	up to 64	4	16	up to 12	4	4	12	2 K	32 K
CY8C28xxx	up to 44	up to 3	up to 12	up to 44	up to 4	up to 6	up to 12 + 4 ^[3]	1 K	16 K
CY8C27x43	up to 44	2	8	up to 12	4	4	12	256	16 K
CY8C24x94 ^[2]	up to 56	1	4	up to 48	2	2	6	1 K	16 K
CY8C24x23A [2]	up to 24	1	4	up to 12	2	2	6	256	4 K
CY8C23x33	up to 26	1	4	up to 12	2	2	4	256	8 K
CY8C22x45 [2]	up to 38	2	8	up to 38	0	4	6 ^[3]	1 K	16 K
CY8C21x45 ^[2]	up to 24	1	4	up to 24	0	4	6 ^[3]	512	8 K
CY8C21x34 ^[2]	up to 28	1	4	up to 28	0	2	4 [3]	512	8 K
CY8C21x23	up to 16	1	4	up to 8	0	2	4 [3]	256	4 K
CY8C20x34 [2]	up to 28	0	0	up to 28	0	0	3 [3, 4]	512	8 K
CY8C20xx6	up to 36	0	0	up to 36	0	0	3 [3, 4]	up to 2 K	up to 32 K

Notes

- 2. Automotive qualified devices available in this group.
- 3. Limited analog functionality.
- 4. Two analog blocks and one CapSense® block.

Document Number: 001-55397 Rev. *M

Getting Started

For in depth information, along with detailed programming details, see the $PSoC^{@}$ Technical Reference Manual.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web.

Application Notes

Cypress application notes are an excellent introduction to the wide variety of possible PSoC designs.

Development Kits

PSoC Development Kits are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

Training

Free PSoC technical training (on demand, webinars, and workshops), which is available online via www.cypress.com, covers a wide variety of topics and skill levels to assist you in your designs.

CYPros Consultants

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the CYPros Consultants web site.

Solutions Library

Visit our growing library of solution focused designs. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

Technical Support

Technical support – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.

Development Tools

PSoC Designer™ is the revolutionary Integrated Design Environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
- ☐ Hardware and software I²C slaves and masters
- □ Full-speed USB 2.0
- □ Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

PSoC Designer Software Subsystems

Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this allows you to use more than 100 percent of PSoC's resources for a given application.

Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

Assemblers. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.



C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows you to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

In-Circuit Emulator

A low-cost, high-functionality In-Circuit Emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24-MHz) operation.

Designing with PSoC Designer

The development process for the PSoC® device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is summarized in four steps:

- 1. Select User Modules.
- 2. Configure user modules.
- Organize and connect.
- 4. Generate, verify, and debug.

Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

Configure User Modules

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a pulse width modulator (PWM) User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

Organize and Connect

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in either C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.

Document Number: 001-55397 Rev. *M Page 7 of 49



Pinouts


The automotive CY8C21x45 and CY8C22x45 PSoC devices are available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of digital I/O and connection to the common analog mux bus. However, V_{SS} , V_{DD} , and XRES are not capable of digital I/O.

28-pin Part Pinout

Table 2. 28-pin Part Pinout (SSOP)

Pin	Ту	ре	Din Nama	December 1		
No.	Digital	Analog	Pin Name	Description		
1	I/O	I, MR	P0[7]	Analog column mux input, C _{MOD} capacitor pin		
2	I/O	I, ML	P0[5]	Analog column mux input, C _{MOD} capacitor pin		
3	I/O	I, ML	P0[3]	Analog column mux input		
4	I/O	I, ML	P0[1]	Analog column mux input		
5	I/O	I, ML	P2[7]	Direct input to analog block		
6	I/O	ML	P2[5]	Optional SAR ADC external reference (EXTREF)		
7	I/O	ML	P2[3]			
8	I/O	ML	P2[1]			
9	Po	wer	V _{SS}	Ground connection		
10	I/O	ML	P1[7]	I ² C serial clock (SCL)		
11	I/O	ML	P1[5]	I ² C serial data (SDA)		
12	I/O	ML	P1[3]			
13	I/O	ML	P1[1]	Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[5]		
14	Po	wer	V_{SS}	Ground connection		
15	I/O	MR	P1[0]	Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[5]		
16	I/O	MR	P1[2]			
17	I/O	MR	P1[4]	Optional external clock input (EXTCLK)		
18	I/O	MR	P1[6]			
19	In	put	XRES	Active high external reset with internal pull-down		
20	I/O	MR	P2[0]			
21	I/O	MR	P2[2]			
22	I/O	MR	P2[4]			
23	I/O	I, MR	P2[6]	Direct input to analog block		
24	I/O	I, MR	P0[0]	Analog column mux input		
25	I/O	I, MR	P0[2]	Analog column mux input		
26	I/O	I, MR	P0[4]	Analog column mux input		
27	I/O	I, MR	P0[6]	Analog column mux input		
28	Po	wer	V_{DD}	Supply voltage		

Figure 3. CY8C21345 and CY8C22345 28-pin PSoC Device



LEGEND: A = Analog, I = Input, O = Output, MR= Right analog mux bus input, ML= Left analog mux bus input.

Note

5. These are the ISSP pins, which are not High Z after exiting a reset state. See the PSoC Technical Reference Manual for CY8C21x45 and CY8C22x45 devices for details.

Document Number: 001-55397 Rev. *M Page 8 of 49




48-pin Part Pinout

Table 3. 48-pin Part Pinout (SSOP)

Pin		/pe	iout (550P							
No.	Digital	Analog	Pin Name	Description						
1	I/O	I, MR	P0[7]	Analog column mux input, C _{MOD} capacitor pin						
2	I/O	I, ML	P0[5]	Analog column mux input, C _{MOD} capacitor pin						
3	I/O	I, ML	P0[3]	Analog column mux input						
4	I/O	I, ML	P0[1]	Analog column mux input						
5	I/O	I, ML	P2[7]	Direct input to analog block						
6	I/O	ML	P2[5]	Optional SAR ADC external reference						
7	I/O	ML	P2[3]							
8	I/O	ML	P2[1]							
9	Po	wer	V_{DD}	Supply voltage						
10	I/O	ML	P4[5]							
11	I/O	ML	P4[3]							
12	I/O	ML	P4[1]							
13	Po	wer	V_{SS}	Ground connection						
14	I/O	ML	P3[7]							
15	I/O	ML	P3[5]							
16	I/O	ML	P3[3]							
17	I/O	ML	P3[1]							
18			NC	Not connected						
19			NC	Not connected						
20	I/O	ML	P1[7]	I ² C serial clock						
21	I/O	ML	P1[5]	I ² C serial data						
22	I/O	ML	P1[3]							
23	I/O	ML	P1[1]	Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[6]						
24	Po	wer	V_{SS}	_						
25	I/O	MR	P1[0]	Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[6]						
26	I/O	MR	P1[2]							
27	I/O	MR	P1[4]	Optional external clock input						
28	I/O	MR	P1[6]							
29			NC	Not connected						
30			NC	Not connected						
31	I/O	MR	P3[0]							
32	I/O	MR	P3[2]							
33	I/O	MR	P3[4]							
34	I/O	MR	P3[6]							
35		put	XRES	Active high external reset with internal pull-down						
36	I/O	MR	P4[0]							
37	I/O	MR	P4[2]							
38	I/O	MR	P4[4]							
39	_	wer	V_{SS}	Ground connection						
40	I/O	MR	P2[0]							
41	I/O	MR	P2[2]							
42	I/O	MR	P2[4]							

Figure 4. CY8C21645 and CY8C22645 48-pin PSoC Device



Note

^{6.} These are the ISSP pins, which are not High Z after exiting a reset state. See the PSoC Technical Reference Manual for CY8C21x45 and CY8C22x45 devices for details.



Table 3. 48-pin Part Pinout (SSOP) (continued)

Pin	Ту	ре	Pin Name	Description			
No.	Digital	Analog	1 III IVallic	Description			
43	I/O	I, MR	P2[6]	Direct input to analog block			
44	I/O	I, MR	P0[0]	Analog column mux input			
45	I/O	I, MR	P0[2]	Analog column mux input			
46	I/O	I, MR	P0[4]	Analog column mux input			
47	I/O	I, MR	P0[6]	Analog column mux input			
48	Po	wer	V_{DD}	Supply voltage			

LEGEND: A = Analog, I = Input, O = Output, MR= Right analog mux bus input, ML= Left analog mux bus input

Registers

This section lists the registers of this PSoC device family by mapping tables. For detailed register information, refer to the PSoC Technical Reference Manual for CY8C21x45 and CY8C22x45 devices.

Register Conventions

The register conventions specific to this section are listed in the following table.

Table 4. Abbreviations

Convention	Description
RW	Read and write register or bit(s)
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks. The XIO bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XIO bit is set the user is in Bank 1.

Note In the following register mapping tables, blank fields are Reserved and must not be accessed.

Document Number: 001-55397 Rev. *M Page 10 of 49



Table 5. Register Map Bank 0 Table: User Space

Table 5. Regi	ster Map I	Bank 0	Table: User S								
Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
PRT0DR	00	RW		40		ASE10CR0	80	RW		C0	
PRT0IE	01	RW		41			81			C1	
PRT0GS	02	RW		42			82			C2	
PRT0DM2	03	RW		43			83			C3	
PRT1DR	04	RW		44		ASE11CR0	84	RW		C4	
PRT1IE	05	RW		45			85			C5	
PRT1GS	06	RW		46			86			C6	
PRT1DM2	07	RW		47			87			C7	
PRT2DR	08	RW		48			88		PWMVREF0	C8	#
PRT2IE	09	RW		49			89		PWMVREF1	C9	#
PRT2GS	0A	RW		4A			8A		IDAC_MODE	CA	RW
PRT2DM2	0B	RW		4B			8B		PWM_SRC	CB	#
PRT3DR	0C	RW		4C			8C		TS_CR0	CC	RW
PRT3IE	0D	RW		4D			8D		TS_CMPH	CD	RW
PRT3GS	0E	RW		4E			8E		TS_CMPL	CE	RW
PRT3DM2	0F	RW		4F			8F		TS_CR1	CF	RW
PRT4DR	10	RW	CSD0_DR0_L	50	R		90		CUR PP	D0	RW
PRT4IE	11	RW	CSD0_DR1_L	51	W		91		STK_PP	D1	RW
PRT4GS	12	RW	CSD0_CNT_L	52	R		92			D2	
PRT4DM2	13	RW	CSD0_CR0	53	#		93		IDX_PP	D3	RW
	14		CSD0_DR0_H	54	R		94		MVR_PP	D4	RW
	15		CSD0_DR1_H	55	W		95		MVW_PP	D5	RW
	16		CSD0_CNT_H	56	R		96		I2C0_CFG	D6	RW
	17		CSD0_CR1	57	RW		97		I2C0_SCR	D7	#
	18		CSD1_DR0_L	58	R		98		I2C0_DR	D8	RW
	19		CSD1_DR1_L	59	W		99		I2C0_MSCR	D9	#
	1A		CSD1_CNT_L	5A	R		9A		INT_CLR0	DA	RW
	1B		CSD1_CR0	5B	#		9B		INT_CLR1	DB	RW
	1C		CSD1_DR0_H	5C	R		9C		INT_CLR2	DC	RW
	1D		CSD1_DR1_H	5D	W		9D		INT_CLR3	DD	RW
	1E		CSD1_CNT_H	5E	R		9E		INT_MSK3	DE	RW
	1F		CSD1_CR1	5F	RW		9F		INT_MSK2	DF	RW
DBC00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK0	E0	RW
DBC00DR1	21	W	AMUX_CFG	61	RW		A1		INT_MSK1	E1	RW
DBC00DR2	22	RW	PWM_CR	62	RW		A2		INT_VC	E2	RC
DBC00CR0	23	#	ARF_CR	63	RW		A3		RES_WDT	E3	W
DBC01DR0	24	#	CMP_CR0	64	#		A4				
DBC01DR1	25	W	ASY_CR	65	#		A5				
DBC01DR2	26	RW	CMP_CR1	66	RW		A6		DEC _CR0	E6	RW
DBC01CR0	27	#		67			A7		DEC_CR1	E7	RW
DCC02DR0	28	#	ADC0_CR	68	#		A8		MUL0_X	E8	W
DCC02DR1	29	W	ADC1_CR	69	#		A9		MUL0_Y	E9	W
DCC02DR2	2A	RW	SADC_DH	6A	RW		AA		MUL0_DH	EA	R
DCC02CR0	2B	#	SADC_DL	6B	RW		AB		MUL0_DL	EB	R
DCC03DR0	2C	#	TMP_DR0	6C	RW		AC		ACC0_DR1	EC	RW
DCC03DR1	2D	W	TMP_DR1	6D	RW		AD		ACC0_DR0	ED	RW
DCC03DR2	2E	RW	TMP_DR2	6E	RW		AE		ACC0_DR3	EE	RW
DCC03CR0	2F	#	TMP_DR3	6F	RW	DDIODI	AF	D144	ACC0_DR2	EF E0	RW
DBC10DR0	30	#		70	 	RDI0RI	B0	RW		F0	
DBC10DR1	31	W	ACE000D1	71	DVA	RDI0SYN	B1	RW		F1	4
DBC10DR2	32	RW	ACE00CR1	72	RW	RDI0IS	B2	RW		F2	4
DBC10CR0	33	#	ACE00CR2	73	RW	RDIOLT0	B3	RW		F3	
DBC11DR0	34	#		74	 	RDI0LT1	B4	RW		F4	4
DBC11DR1	35	W	ACE01CD1	75 76	DVA	RDI0RO0	B5	RW		F5	
DBC11DR2	36	RW #	ACE01CR1	76	RW	RDI0RO1	B6	RW	CDIL E	F6	P.
DBC11CR0	37	#	ACE01CR2	77	RW	RDI0DSM	B7	RW	CPU_F	F7	RL
DCC12DR0	38	#		78	ļ	RDI1RI	B8	RW		F8	
DCC12DR1	39	W		79	ļ	RDI1SYN	B9	RW		F9	1
DCC12DR2	3A	RW		7A	ļ	RDI1IS	BA	RW		FA	
DCC12CR0	3B	#		7B	ļ	RDI1LT0	BB	RW	IDAOD D	FB	D)4/
DCC13DR0	3C	#		7C	ļ	RDI1LT1	BC	RW	IDACK_D	FC	RW
DCC13DR1	3D	W		7D	<u> </u>	RDI1RO0	BD	RW	IDACL_D	FD	RW
DCC13DR2	3E	RW		7E	ļ	RDI1RO1	BE	RW	CPU_SCR1	FE	#
DCC13CR0	3F	#	<u> </u>	7F		RDI1DSM	BF	RW	CPU_SCR0	FF	#

Blank fields are Reserved and must not be accessed.

Access is bit specific.



Table 6. Register Map Bank 1 Table: Configuration Space

	Addr		Table: Config	uration Sp			Addr	1		Addr	
Name	(1,Hex)	Access	Name	(1,Hex)	Access	Name	(1,Hex)	Access	Name	(1,Hex)	Access
PRT0DM0	00	RW		40		ASE10CR0	80	RW		C0	
PRT0DM1	01	RW		41			81			C1	
PRT0IC0	02	RW		42			82			C2	
PRT0IC1	03	RW		43			83			C3	
PRT1DM0	04	RW		44		ASE11CR0	84	RW		C4	
PRT1DM1	05	RW		45			85			C5	
PRT1IC0	06	RW		46			86			C6	
PRT1IC1	07	RW		47			87			C7	
PRT2DM0	08	RW		48			88			C8	
PRT2DM1	09	RW		49			89			C9	
PRT2IC0	0A	RW		4A			8A			CA	
PRT2IC1	0B	RW		4B			8B			СВ	
PRT3DM0	0C	RW		4C			8C			CC	
PRT3DM1	0D	RW		4D			8D			CD	
PRT3IC0	0E	RW		4E			8E			CE	
PRT3IC1	0F	RW		4F			8F			CF	
PRT4DM0	10	RW	CMP0CR1	50	RW		90		GDI_O_IN	D0	RW
PRT4DM1	11	RW	CMP0CR2	51	RW		91		GDI_E_IN	D1	RW
PRT4IC0	12	RW		52			92		GDI_O_OU	D2	RW
PRT4IC1	13	RW	VDAC50CR0	53	RW		93		GDI_E_OU	D3	RW
	14		CMP1CR1	54	RW		94			D4	
	15		CMP1CR2	55	RW		95			D5	
	16			56			96			D6	
	17		VDAC51CR0	57	RW		97			D7	
	18		CSCMPCR0	58	#		98		MUX_CR0	D8	RW
	19		CSCMPGOEN	59	RW		99		MUX_CR1	D9	RW
	1A		CSLUTCR0	5A	RW		9A		MUX_CR2	DA	RW
	1B		CMPCOLMUX	5B	RW		9B		MUX_CR3	DB	RW
	1C		CMPPWMCR	5C	RW		9C		DAC_CR1#	DC	RW
	1D		CMPFLTCR	5D	RW		9D		OSC_GO_EN	DD	RW
	1E		CMPCLK1	5E	RW		9E		OSC_CR4	DE	RW
DD000EN	1F	D14/	CMPCLK0	5F	RW	001 0 111 00	9F	DW	OSC_CR3	DF	RW
DBC00FN	20	RW	CLK_CR0	60	RW	GDI_O_IN_CR	A0	RW	OSC_CR0	E0	RW
DBC00IN	21	RW	CLK_CR1	61	RW	GDI_E_IN_CR	A1	RW	OSC_CR1	E1	RW
DBC00CR1	22	RW RW	ABF_CR0	62 63	RW RW	GDI_O_OU_CR	A2 A3	RW RW	OSC_CR2	E2 E3	RW
DBC00CR1	23	RW	AMD_CR0 CMP GO EN	64	RW	GDI_E_OU_CR RTC H	A3 A4	RW	VLT_CR VLT_CMP	E3	RW R
DBC01FN	25	RW	CMP_GO_EN1	65	RW	RTC_H	A4 A5	RW	ADC0_TR	E5	RW
DBC010U	26	RW	AMD CR1	66	RW	RTC_M	A6	RW	ADC0_TR	E6	RW
DBC01CR1	27	RW	AMD_CR1	67	RW	RTC_S	A6 A7	RW	V2BG TR	E7	RW
DCC02FN	28	RW	ALT_CR1	68	RW	SADC CR0	A8	RW	IMO_TR	E8	W
DCC02IN	29	RW	CLK CR2	69	RW	SADC_CR1	A9	RW	ILO TR	E9	W
DCC02OU	2A	RW	AMUX CFG1	6A	RW	SADC_CR2	AA	RW	BDG TR	EA	RW
DBC02CR1	2B	RW	CLK CR3	6B	RW	SADC_CR3TRIM	AB	RW	ECO TR	EB	W
DCC03FN	2C	RW	TMP DR0	6C	RW	SADC CR4	AC	RW	MUX CR4	EC	RW
DCC03IN	2D	RW	TMP_DR1	6D	RW	I2C0_AD	AD	RW	MOX_OTT	ED	1111
DCC03OU	2E	RW	TMP DR2	6E	RW	1200_715	AE	1111		EE	
DBC03CR1	2F	RW	TMP DR3	6F	RW		AF			EF	
DBC10FN	30	RW	TIMI _BTIO	70	1111	RDI0RI	B0	RW		F0	
DBC10IN	31	RW		71		RDIOSYN	B1	RW		F1	
DBC10OU	32	RW	ACE00CR1	72	RW	RDIOIS	B2	RW		F2	
DBC10CR1	33	RW	ACE00CR2	73	RW	RDI0LT0	B3	RW		F3	
DBC11FN	34	RW	7102000112	74		RDI0LT1	B4	RW		F4	
DBC11IN	35	RW		75		RDI0RO0	B5	RW		F5	
DBC11OU	36	RW	ACE01CR1	76	RW	RDI0RO1	B6	RW		F6	†
DBC11CR1	37	RW	ACE01CR2	77	RW	RDIODSM	B7	RW	CPU F	F7	RL
DCC12FN	38	RW		78	1	RDI1RI	B8	RW		F8	† · · · ·
DCC12IN	39	RW		79	†	RDI1SYN	B9	RW		F9	
DCC12OU	3A	RW		7A	1	RDI1IS	BA	RW	FLS PR1	FA	RW
DBC12CR1	3B	RW		7B	1	RDI1LT0	BB	RW		FB	1
DCC13FN	3C	RW		7C	1	RDI1LT1	BC	RW		FC	
DCC13IN	3D	RW		7D	†	RDI1RO0	BD	RW	DAC CR0#	FD	RW
DCC13OU	3E	RW		7E	1	RDI1RO1	BE	RW	CPU SCR1	FE	#
DBC13CR1	3F	RW		7F	†	RDI1DSM	BF	RW	CPU SCR0	FF	#
Blank fields are D			I		1	# Access in hit ones	<u> </u>	1			

Blank fields are Reserved and must not be accessed.

Access is bit specific.



Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Table 7. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units	Notes
T _{STG}	Storage temperature	- 55	25	+150	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is +25 °C ±25 °C. Time spent in storage at a temperature greater than 65 °C counts toward the Flash _{DR} electrical specification in Table 16 on page 20.
Т _{ВАКЕТЕМР}	Bake temperature	_	125	See package label	°C	
t _{BAKETIME}	Bake time	See package label	_	72	Hours	
T _A	Ambient temperature with power applied A-grade devices E-grade devices	-40 -40		+85 +125	°C °C	
V_{DD}	Supply voltage on V _{DD} relative to V _{SS}	-0.5	_	+6.0	V	
V _{IO}	DC input voltage	V _{SS} - 0.5	-	V _{DD} + 0.5	V	
V _{IOz}	DC voltage applied to tristate	V _{SS} - 0.5	_	V _{DD} + 0.5	V	
I _{MIO}	Maximum current into any port pin	- 25	_	+50	mA	
ESD	Electrostatic discharge voltage	2000	_	_	V	Human body model ESD
LU	Latch up current	_	-	200	mA	

Operating Temperature

Table 8. Operating Temperature

Symbol	Description	Min	Тур	Max	Units	Notes
T _A	Ambient temperature A-grade devices E-grade devices	-40 -40	_ _	+85 +125	°C °C	
TJ	Junction temperature A-grade devices E-grade devices	-40 -40		+100 +135		The temperature rise from ambient to junction is package specific. See Table 27 on page 34. The user must limit the power consumption to comply with this requirement.



Electrical Specifications

This section presents the DC and AC electrical specifications for automotive CY8C21x45 and CY8C22x45 PSoC devices. For the latest electrical specifications, check the most recent data sheet by visiting the web at http://www.cypress.com.

Specifications are valid for A-grade devices at $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, $T_{J} \le 100~^{\circ}\text{C}$, and for E-grade devices at $-40~^{\circ}\text{C} \le T_{A} \le 125~^{\circ}\text{C}$, $T_{J} \le 135~^{\circ}\text{C}$, unless noted otherwise.

Figure 5. Voltage vs. CPU Frequency for A-grade Devices




Figure 6. Voltage vs. CPU Frequency for E-grade Devices





Figure 7. IMO Frequency Trim Options (A-grade Devices Only)



Document Number: 001-55397 Rev. *M Page 14 of 49



DC Electrical Characteristics

DC Chip Level Specifications

Table 9 lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and –40 °C to 85 °C, or 3.0 V to 3.6 V and –40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and –40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

Table 9. DC Chip Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{DD}	Supply voltage A-grade devices E-grade devices	3.0 4.75	_ _	5.25 5.25	V	See Table 15 on page 19
I _{DD}	Supply current A-grade devices, 3.0 V ≤ V _{DD} ≤ 3.6 V	-	4	7	mA	CPU = 3 MHz, 48 MHz disabled. VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, Analog blocks
	A-grade devices, 4.75 V ≤ V _{DD} ≤ 5.25 V	-	7	12	mA	disabled
	E-grade devices	1	8	15	mA	
I_{SB}	Sleep (mode) current A-grade devices, 3.0 V ≤ V _{DD} ≤ 3.6 V	_	3	12	μА	Everything disabled except ILO, POR, LVD, Sleep Timer, and WDT circuits
	A-grade devices, 4.75 V \leq V _{DD} \leq 5.25 V	_	4	25	μΑ	
	E-grade devices	_	4	25	μΑ	
I _{SBXTL}	Sleep (mode) current with ECO A-grade devices, 3.0 V ≤ V _{DD} ≤ 3.6 V	_	4	13	μА	Everything disabled except ECO, POR, LVD, Sleep Timer, and WDT circuits
	A-grade devices, $4.75 \text{ V} \le \text{V}_{DD} \le 5.25 \text{ V}$	_	5	26	μΑ	onound
	E-grade devices	_	5	26	μΑ	
V _{REF}	Reference voltage (Bandgap)	1.275	1.30	1.325	V	Trimmed for appropriate V_{DD} setting.

Document Number: 001-55397 Rev. *M Page 15 of 49

DC GPIO Specifications

Table 10 lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and –40 °C to 85 °C, or 3.0 V to 3.6 V and –40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and –40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

Table 10. DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{PU}	Pull-up resistor	4	5.6	8	kΩ	
R _{PD}	Pull-down resistor	4	5.6	8	kΩ	Also applies to the internal pull-down resistor on the XRES pin
V _{OH}	High output level	V _{DD} – 1.0	_	_	V	I _{OH} = 10 mA, V _{DD} = 4.75 to 5.25 V (80 mA maximum combined I _{OH} budget)
V _{OL}	Low output level	_	-	0.75	V	I_{OL} = 25 mA, V_{DD} = 4.75 to 5.25 V (100 mA maximum combined I_{OL} budget)
		-	_	0.65	V	$I_{OL} = 5 \text{ mA}, V_{DD} = 3.0 \text{ to } 3.6 \text{ V}$
I _{ОН}	High-level source current	10	_	_	mA	$V_{OH} \ge V_{DD} - 1.0 \text{ V}$, see the limitations of the total current in the note for V_{OH} .
I _{OL}	Low-level sink current	25	-	-	mA	$V_{OL} \le 0.75$ V, see the limitations of the total current in the note for V_{OL} .
V_{IL}	Input low level	_	_	0.8	V	
V _{IH}	Input high level	2.1	-		V	
V_{H}	Input hysteresis	1	60	_	mV	
I _{IL}	Input leakage (absolute value)	1	1	_	nA	Gross tested to 1 μA
C _{IN}	Capacitive load on pins as input	_	3.5	10	pF	Package and pin dependent. T _A = 25 °C
C _{OUT}	Capacitive load on pins as output	-	3.5	10	pF	Package and pin dependent. T _A = 25 °C



DC Operational Amplifier Specifications

The following table lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C, or 3.0 V to 3.6 V and -40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25°C, unless specified otherwise, and are for design guidance only.

Table 11. DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input offset voltage (absolute value)	-	2.5	15	mV	
I _{SOA}	Supply current (absolute value) A-grade devices E-grade devices	-		30 35	μ Α μ Α	
TCV _{OSOA}	Average input offset voltage drift	_	10	_	μV/°C	
I _{EBOA} ^[7]	Input leakage current (Port 0 analog pins)	_	200	_	pA	Gross tested to 1 μA
C _{INOA}	Input capacitance (Port 0 analog pins)	_	4.5	9.5	pF	Package and pin dependent. T _A = 25 °C
V _{CMOA}	Common mode voltage range	0.5	_	V _{DD} – 1	V	

DC IDAC Specifications

The following table lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C, or 3.0 V to 3.6 V and -40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

Table 12. DC IDAC Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
IDAC _{GAIN}	IDAC gain	_	75.4	218	nA/bit	IDAC gain at 1x current gain
		_	335	693	nA/bit	IDAC gain at 4x current gain
		_	1160	2410	nA/bit	IDAC gain at 16x current gain
		_	2340	5700	nA/bit	IDAC gain at 32x current gain
	Monotonicity	No	_	-	-	IDAC gain is non-monotonous at step intervals of (0x10)
IDAC _{GAIN_VAR}	IDAC gain variation over temperature –40 °C to 85 °C	_	3.22	_	nA	at 1x current gain
		_	18.1	_	nA	at 4x current gain
		_	59.9	_	nA	at 16x current gain
		_	120	_	nA	at 32x current gain
I _{IDAC}	IDAC current at maximum code	_	19.2	_	μΑ	at 1x current gain
	(0xFF)	_	85.4	_	μΑ	at 4x current gain
		_	295	-	μΑ	at 16x current gain
			596		μΑ	at 32x current gain

Note

Document Number: 001-55397 Rev. *M Page 17 of 49

^{7.} Atypical behavior: IEBOA of Port 0 Pin 0 is below 1 nA at 25 °C; 50 nA over temperature. Use Port 0 Pins 1 – 7 for the lowest leakage of 200 nA.

DC SAR10 ADC Specifications

Table 13 lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and –40 °C to 85 °C, or 3.0 V to 3.6 V and –40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and –40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

Table 13. DC SAR10 ADC Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{ADCREF}	Reference voltage at pin P2[5] when configured as ADC reference voltage	3.0	-	5.25	V	When V_{REF} is buffered inside ADC, the voltage level at P2[5] (when configured as ADC reference voltage) must be always maintained to be at least 300 mV less than the chip supply voltage level on V_{DD} pin. ($V_{ADCREF} < V_{DD}$)
I _{ADCREF}	Current into P2[5] when configured as ADC V _{REF}	-	_	100	μΑ	Disables the internal voltage reference buffer
INL _{ADC}	Integral nonlinearity A-grade devices E-grade devices	-3.0 -5.0	_ _	3.0 5.0	LSbit LSbit	10-bit resolution
DNL _{ADC}	Differential nonlinearity A-grade devices E-grade devices	-1.5 -4.0	- -	1.5 4.0	LSbit LSbit	10-bit resolution

DC Analog Mux Bus Specifications

Table 14 lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C, or 3.0 V to 3.6 V and -40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

Table 14. DC Analog Mux Bus Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{SW}	Switch resistance to common analog bus	_	-	400	Ω	
R_{GND}	Resistance of initialization switch to GND	_	-	800	Ω	

Document Number: 001-55397 Rev. *M Page 18 of 49

DC POR and LVD Specifications

Table 15 lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C, or 3.0 V to 3.6 V and -40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

Table 15. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{PPOR1} V _{PPOR2}	V _{DD} value for PPOR trip PORLEV[1:0] = 01b PORLEV[1:0] = 10b		2.82 4.55	2.95 4.73	V	V_{DD} must be greater than or equal to 3.0 V during startup, reset from the XRES pin, or reset from Watchdog.
V _{LVD2} V _{LVD3} V _{LVD4} V _{LVD5} V _{LVD6} V _{LVD7}	V _{DD} value for LVD trip VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b	2.95 3.06 4.37 4.50 4.62 4.71	3.02 3.13 4.48 4.64 4.73 4.81	3.09 3.20 4.55 4.75 4.83 4.95	V V V V	

Document Number: 001-55397 Rev. *M Page 19 of 49

DC Programming Specifications

Table 16 lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C, or 3.0 V to 3.6 V and -40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

Table 16. DC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{DDP}	V _{DD} for programming and erase	4.5	5	5.5	V	This specification applies to the functional requirements of external programmer tools
V _{DDLV}	Low V _{DD} for verify A-grade devices E-grade devices	3.0 4.7	3.1 4.8	3.2 4.9	V	This specification applies to the functional requirements of external programmer tools
V _{DDHV}	High V _{DD} for verify	5.1	5.2	5.3	V	This specification applies to the functional requirements of external programmer tools
V _{DDIWRITE}	Supply voltage for flash write operation A-grade devices E-grade devices	3.0 4.75	-	5.25 5.25	V	This specification applies to this device when it is executing internal flash writes
I _{DDP}	Supply current during programming or verify	_	5	25	mA	
V _{ILP}	Input low voltage during programming or verify	_	-	0.8	V	
V _{IHP}	Input high voltage during programming or verify	2.2	-	_	V	
I _{ILP}	Input current when applying V _{ILP} to P1[0] or P1[1] during programming or verify	-	-	0.2	mA	Driving internal pull-down resistor
I _{IHP}	Input current when applying V _{IHP} to P1[0] or P1[1] during programming or verify	-	-	1.5	mA	Driving internal pull-down resistor
V _{OLV}	Output low voltage during programming or verify	_	_	0.75	V	
V _{OHV}	Output high voltage during programming or verify	V _{DD} – 1.0	-	V _{DD}	V	
Flash _{ENPB}	Flash endurance (per block) [8, 9] A-grade devices E-grade devices	1,000 100		- -	_ _	Erase/write cycles per block
Flash _{ENT}	Flash endurance (total) [9, 10] CY8C21x45 A-grade devices CY8C22x45 A-grade devices CY8C21x45 E-grade devices CY8C22x45 E-grade devices	128,000 256,000 12,800 25,600	- - - -	- - - -	- - - -	Erase/write cycles
Flash _{DR}	Flash data retention ^[9] A-grade devices E-grade devices	10 10	_ _	_ _	Years Years	

Notes

Document Number: 001-55397 Rev. *M

^{8.} The erase/write cycle limit per block (Flash_{ENPB}) is only guaranteed if the device operates within one voltage range. Voltage ranges are 3.0 V to 3.6 V and 4.75 V to 5.25 V

^{9.} For the full temperature range, the user must employ a temperature sensor user module (FlashTemp) or other temperature sensor and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 for more information.

^{10.} The maximum total number of allowed erase/write cycles is the minimum Flash_{ENPB} value multiplied by the number of flash blocks in the device.



AC Electrical Characteristics

AC Chip Level Specifications

The following tables list the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and –40 °C to 85 °C, or 3.0 V to 3.6 V and –40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and –40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

Table 17. AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{IMO24}	Internal main oscillator frequency for 24 MHz A-grade devices,	22.8	24	25.2 ^[11]	MHz	Trimmed for 5 V or 3.3 V operation using factory trim values. See Figure 7 on page 14.
	$4.75 \text{ V} \leq \text{V}_{DD} \leq 5.25 \text{ V}$ A-grade devices,	22.5	24	25.5 ^[11]	MHz	
	$3.0 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}$ E-grade devices	22.3	24	25.7 ^[11]	MHz	
F _{IMO6}	Internal main oscillator frequency for 6 MHz A-grade devices E-grade devices	5.5 5.5	6 6	6.5 ^[11] 6.5 ^[11]	MHz MHz	Trimmed for 5 V or 3.3 V operation using factory trim values. See Figure 7 on page 14.
F _{CPU1}	CPU frequency (5 V V _{DD} operation) A-grade devices E-grade devices	0.089 0.089	_ _	25.2 ^[11] 12.6 ^[11]	MHz MHz	SLIMO mode = 0.
F _{CPU2}	CPU frequency (3.3 V V _{DD} operation)	0.089	_	12.6 [11]	MHz	A-grade devices only. SLIMO mode = 0.
F _{BLK5}	Digital PSoC block frequency (5 V V _{DD} operation) A-grade devices E-grade devices	0	48 24	50.4 [11, 12] 25.2 [11, 12]	MHz MHz	Refer to Table 20 on page 24.
F _{BLK33}	Digital PSoC block frequency (3.3 V V _{DD} operation)	0	24	24.6 [11]	MHz	A-grade devices only
F _{32K1}	ILO frequency	15	32	75	kHz	This specification applies when the ILO has been trimmed.
F _{32KU}	ILO untrimmed frequency	5	_	100	kHz	After a reset and before the M8C processor starts to execute, the ILO is not trimmed.
t _{XRST}	External reset pulse width	10	_	_	μs	
DC24M	24 MHz duty cycle	40	50	60	%	
DC _{ILO}	ILO duty cycle	20	50	80	%	
Fout48M	48 MHz output frequency	45.6	48.0	50.4 ^[11]	MHz	
F _{MAX}	Maximum frequency of signal on row input or row output	-	_	12.6	MHz	
SR _{POWERUP}	Power supply slew rate	-	_	250	V/ms	V _{DD} slew rate during power-up.
t _{POWERUP}	Time between end of POR state and CPU code execution	_	16	100	ms	Power-up from 0 V.

Notes

^{11.} Accuracy derived from IMO with appropriate trim for V_{DD} range12. Refer to the individual user module data sheets for information on maximum frequencies for user modules.



Table 17. AC Chip-Level Specifications (continued)

Symbol	Description	Min	Тур	Max	Units	Notes
t _{JIT_IMO} ^[13]	24 MHz IMO cycle-to-cycle jitter (RMS)	_	200	700	ps	
	24 MHz IMO long term N cycle-to-cycle jitter (RMS)	-	300	900	ps	N = 32
	24 MHz IMO period jitter (RMS)	_	100	400	ps	
t _{JIT_PLL} [13]	PLL cycle-to-cycle jitter (RMS)	_	200	800	ps	
	PLL long term N cycle-to-cycle jitter (RMS)	_	300	1200	ps	N = 32
	PLL period jitter (RMS)	_	100	700	ps	

13. Refer to Cypress Jitter Specifications document, Understanding Datasheet Jitter Specifications for Cypress Timing Products for more information.

Document Number: 001-55397 Rev. *M Page 22 of 49




AC GPIO Specifications

Table 18 lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C, or 3.0 V to 3.6 V and -40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

Table 18. AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{GPIO}	GPIO operating frequency	0	_	12.6	MHz	Normal strong mode
t _{RISEF}	Rise time, normal strong mode, Cload = 50 pF A-grade devices E-grade devices	3	_ _	18 24	ns ns	Refer to Figure 8
t _{FALLF}	Fall time, normal strong mode, Cload = 50 pF A-grade devices E-grade devices	2 2	_ _	18 28	ns ns	Refer to Figure 8
t _{RISES}	Rise time, slow strong mode, Cload = 50 pF A-grade devices E-grade devices	7 7	27 32	_ _	ns ns	Refer to Figure 8
t _{FALLS}	Fall time, slow strong mode, Cload = 50 pF A-grade devices E-grade devices	7 7	22 28	_ _	ns ns	Refer to Figure 8

Figure 8. GPIO Timing Diagram



AC Operational Amplifier Specifications

Table 19 lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and –40 °C to 85 °C, or 3.0 V to 3.6 V and –40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and –40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

Table 19. AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t _{COMP}	Comparator mode response time, 50 mV	_	-	100	ns	

Document Number: 001-55397 Rev. *M Page 23 of 49

AC Digital Block Specifications

The following tables list the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C, or 3.0 V to 3.6 V and -40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 125 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

Table 20. AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
All functions	Block Input Clock Frequency		•		•	
	V _{DD} ≥ 4.75 V	_	_	50.4 ^[15]	MHz	
	V _{DD} < 4.75 V	_	_	25.2 ^[15]	MHz	
Timer	Input Clock Frequency		•	•	•	
	No Capture, V _{DD} ≥ 4.75 V	_	_	50.4 ^[15]	MHz	
	No Capture, V _{DD} < 4.75 V	_	_	25.2 ^[15]	MHz	
	With Capture	_	_	25.2 ^[15]	MHz	
	Capture Pulse Width	50 ^[14]	_	_	ns	
Counter	Input Clock Frequency					
	No Enable Input, V _{DD} ≥ 4.75 V	_	_	50.4 ^[15]	MHz	
	No Enable Input, V _{DD} < 4.75 V	_	_	25.2 ^[15]	MHz	
	With Enable Input	_	_	25.2 ^[15]	MHz	
	Enable Input Pulse Width	50 ^[14]	_	_	ns	
Dead Band	Kill Pulse Width					
	Asynchronous Restart Mode	20	_	_	ns	
	Synchronous Restart Mode	50 ^[14]	_	_	ns	
	Disable Mode	50 ^[14]	_	_	ns	
	Input Clock Frequency					
	$V_{DD} \ge 4.75 \text{ V}$	_	_	50.4 ^[15]	MHz	
	V _{DD} < 4.75 V	_	_	25.2 ^[15]	MHz	
CRCPRS	Input Clock Frequency					
(PRS Mode)	V _{DD} ≥ 4.75 V	_	_	50.4 ^[15]	MHz	
	V _{DD} < 4.75 V	_	_	25.2 ^[15]	MHz	
CRCPRS (CRC Mode)	Input Clock Frequency	_	_	25.2 ^[15]	MHz	
SPIM	Input Clock Frequency	-	-	8.4 ^[15]	MHz	The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2.
SPIS	Input Clock (SCLK) Frequency	_	_	4.2 ^[15]	MHz	The input clock is the SPI SCLK in SPIS mode.
	Width of SS_Negated Between Transmissions	50 ^[14]	_	_	ns	

Note

Document Number: 001-55397 Rev. *M Page 24 of 49

^{14.50} ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).

Table 20. AC Digital Block Specifications (continued)

Function	Description	Min	Тур	Max	Units	Notes
Transmitter	Input Clock Frequency				The baud rate is equal to the input	
	V _{DD} ≥ 4.75 V, 2 Stop Bits	_	_	50.4 ^[15]	MHz	clock frequency divided by 8.
	V _{DD} ≥ 4.75 V, 1 Stop Bit	_	_	25.2 ^[15]	MHz	
	V _{DD} < 4.75 V	_	_	25.2 ^[15]	MHz	
Receiver	Input Clock Frequency				The baud rate is equal to the input	
	$V_{DD} \ge 4.75 \text{ V}, 2 \text{ Stop Bits}$	_	_	50.4 ^[15]	MHz	clock frequency divided by 8.
	V _{DD} ≥ 4.75 V, 1 Stop Bit	_	_	25.2 ^[15]	MHz	
	V _{DD} < 4.75 V	_	_	25.2 ^[15]	MHz	

Note

15. Accuracy derived from IMO with appropriate trim for $V_{\mbox{\scriptsize DD}}$ range.