imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





PSoC[®] 4: PSoC 4100_BLE Family Datasheet

Programmable System-on-Chip (PSoC[®])

General Description

PSoC[®] 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an Arm[®] Cortex[®]-M0 CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The PSoC 4100_BLE product family, based on this platform, is a combination of a microcontroller with an integrated Bluetooth Low Energy (BLE), also known as Bluetooth Smart, radio and subsystem (BLESS), compliant with Bluetooth 4.2 specifications. The other features include digital programmable logic, high-performance analog-to-digital conversion (ADC), opamps with comparator mode, and standard communication and timing peripherals. The PSoC 4100_BLE products will be fully upward compatible with members of the PSoC 4 platform for new applications and design needs. The programmable analog and digital subsystems allow flexibility and in-field tuning of the design.

Features

32-bit MCU Subsystem

- 24-MHz Arm Cortex-M0 CPU with single-cycle multiply
- Up to 256 KB of flash with Read Accelerator
- Up to 32 KB of SRAM

BLE Radio and Subsystem

- \blacksquare 2.4-GHz RF transceiver with BLE 4.2 support and 50- Ω antenna drive
- Digital PHY
- Link Layer engine supporting master and slave modes
- RF output power: -18 dBm to +3 dBm
- RX sensitivity: –89 dBm
- RX current: 16.4 mA
- TX current: 15.6 mA at 0 dBm
- Received Signal Strength Indication (RSSI): 1-dB resolution

Programmable Analog

- Two opamps with reconfigurable high-drive external and high-bandwidth internal drive, comparator modes, and ADC input buffering capability; can operate in Deep-Sleep mode.
- 12-bit, 806 ksps SAR ADC with differential and single-ended modes; channel sequencer with signal averaging
- Two current DACs (IDACs) for general-purpose or capacitive sensing applications on any pin
- Two low-power comparators that operate in Deep-Sleep mode

Power Management

- Active mode: 1.7 mA at 3-MHz flash program execution
- Deep-Sleep mode: 1.3 µA with watch crystal oscillator (WCO) on
- Hibernate mode: 150 nA with RAM retention
- Stop mode: 60 nA

Capacitive Sensing

- Cypress CapSense Sigma-Delta (CSD) provides best-in-class SNR (> 5:1) and liquid tolerance
- Cypress-supplied software component makes capacitive-sensing design easy
- Automatic hardware-tuning algorithm (SmartSense[™])

Segment LCD Drive

- LCD drive supported on all pins (common or segment)
- Operates in Deep-Sleep mode with four bits per pin memory

Serial Communication

 Two independent runtime reconfigurable serial communication blocks (SCBs) with reconfigurable I²C, SPI, or UART functionality

Timing and Pulse-Width Modulation

- Four 16-bit timer, counter, pulse-width modulator (TCPWM) blocks
- Center-aligned, Edge, and Pseudo-random modes
- Comparator-based triggering of Kill signals for motor drive and other high-reliability digital logic applications

Up to 36 Programmable GPIOs

- 7 mm × 7 mm 56-pin QFN package
- 3.51 mm × 3.91 mm 68-ball CSP package
- Any GPIO pin can be CapSense, LCD, analog, or digital
- Two overvoltage-tolerant (OVT) pins; drive modes, strengths, and slew rates are programmable

PSoC Creator[™] Design Environment

- Integrated design environment (IDE) provides schematic design entry and build (with analog and digital automatic routing)
- API components for all fixed-function and programmable peripherals

Industry-Standard Tool Compatibility

After schematic entry, development can be done with Arm-based industry-standard development tools

Cypress Semiconductor Corporation Document Number: 002-23052 Rev. ** 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised February 22, 2018



More Information

Cypress provides a wealth of data at http://www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the introduction page for Bluetooth® Low Energy (BLE) Products. Following is an abbreviated list for PSoC 4 BLE:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC 4 BLE, PSoC 5LP. In addition, PSoC Creator includes a device selection tool.
- Application Notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 4 BLE are:
 - □ AN91267: Getting Started with PSoC 4 BLE
 - □ AN91184: PSoC 4 BLE Designing BLE Applications
 - □ AN91162: Creating a BLE Custom Profile
 - AN97060: PSoC 4 BLE and PRoC BLE Over-The-Air (OTA) Device Firmware Upgrade (DFU) Guide
- □ AN91445: Antenna Design and RF Layout Guidelines
- □ AN96841: Getting Started With EZ-BLE Module
- □ AN85951: PSoC 4 CapSense Design Guide
- AN95089: PSoC 4/PRoC BLE Crystal Oscillator Selection and Tuning Techniques

- AN92584: Designing for Low Power and Estimating Battery Life for BLE Applications
- Technical Reference Manual (TRM) is in two documents:
- Architecture TRM details each PSoC 4 BLE functional block.
 Registers TRM describes each of the PSoC 4 registers.
- Development Kits:
 - CY8CKIT-042-BLE-A Pioneer Kit, is a flexible, Arduino-compatible, BLE development kit for PSoC 4 BLE.
 - CY8CKIT-142, PSoC 4 BLE Module, features a PSoC 4 BLE device, two crystals for the antenna matching network, a PCB antenna, and other passives, while providing access to all GPIOs of the device.
 - CY8CKIT-143, PSoC 4 BLE 256 KB Module, features a PSoC 4 BLE 256 KB device, two crystals for the antenna matching network, a PCB antenna, and other passives, while providing access to all GPIOs of the device.


The MiniProg3 device provides an interface for flash programming and debug.

PSoC Creator

PSoC Creator is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the list of component datasheets. With PSoC Creator, you can:

- 1. Drag and drop component icons to build your hardware system design in the main design workspace
- 2. Codesign your application firmware with the PSoC hardware, using the PSoC Creator IDE C compiler
- 3. Configure components using the configuration tools
- 4. Explore the library of 100+ components
- 5. Review component datasheets

Figure 1. Multiple-Sensor Example Project in PSoC Creator





Contents

Functional Definition	5
CPU and Memory Subsystem	5
System Resources	5
Bluetooth Smart Radio and Subsystem	6
Analog Blocks	7
Fixed-Function Digital	8
GPIO	8
Special-Function Peripherals	9
Pinouts	10
Power	15
Development Support	16
Development Support Documentation	
	16
Documentation	16 16
Documentation Online	16 16 16
Documentation Online Tools	16 16 16 17
Documentation Online Tools Electrical Specifications	16 16 16 17 17
Documentation Online Tools Electrical Specifications Absolute Maximum Ratings	16 16 16 17 17 17

Memory	30
System Resources	
Ordering Information	
Part Numbering Conventions	
Packaging	
WLCSP Compatibility	
Acronyms	
Document Conventions	
Units of Measure	47
Revision History	48
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	49
PSoC® Solutions	49
Cypress Developer Community	49
Technical Support	






Figure 2. Block Diagram

The PSoC 4100_BLE devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The Arm SWD interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debugging.

The PSoC Creator IDE provides fully integrated programming and debugging support for the PSoC 4100_BLE devices. The SWD interface is fully compatible with industry-standard third-party tools. With the ability to disable debug features, very robust flash protection, and allowing customer-proprietary functionality to be implemented in on-chip programmable blocks, the PSoC 4100_BLE family provides a level of security not possible with multi-chip application solutions or with microcontrollers. Debug circuits are enabled by default and can only be disabled in firmware. If not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with the new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. Because all programming, debug, and test interfaces are disabled when maximum device security is enabled, PSoC 4100_BLE with device security enabled may not be returned for failure analysis. This is a trade-off the PSoC 4100 BLE allows the customer to make.



Functional Definition

CPU and Memory Subsystem

CPU

The Cortex-M0 CPU in the PSoC 4100 BLE is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. It mostly uses 16-bit instructions and executes a subset of the Thumb-2 instruction set. This enables fully compatible binary upward migration of the code to higher-performance processors such as Cortex-M3 and M4. The Cypress implementation includes a hardware multiplier that provides a 32-bit result in one cycle. It includes a nested vectored interrupt controller (NVIC) block with 32 interrupt inputs and a wakeup interrupt controller (WIC). The WIC can wake the processor up from the Deep-Sleep mode, allowing power to the main processor to be switched off when the chip is in the Deep-Sleep mode. The Cortex-M0 CPU provides a nonmaskable interrupt (NMI) input, which is made available to the user when it is not in use for system functions requested by the user.

The CPU also includes an SWD interface, which is a 2-wire form of JTAG; the debug configuration used for PSoC 4100_BLE has four break-point (address) comparators and two watchpoint (data) comparators.

Flash

The PSoC 4100_BLE device has a 128/256-KB flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The flash block is designed to deliver with 0 WS access time at 24 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average. Part of the flash module can be used to emulate EEPROM operation if required.

During flash erase and programming operations (the maximum erase and program time is 20 ms per row), the Internal Main Oscillator (IMO) will be set to 48 MHz for the duration of the operation. This also applies to the emulated EEPROM. System design must take this into account because peripherals operating from different IMO frequencies will be affected. If it is critical that peripherals continue to operate with no change during flash programming, always set the IMO to 48 MHz and derive peripheral clocks by dividing down from this frequency

SRAM

SRAM memory is retained during Hibernate.

SROM

The 8-KB supervisory ROM contains a library of executable functions for flash programming. These functions are accessed through supervisory calls (SVC) and enable in-system programming of the flash memory.

System Resources

Power System

The power system is described in detail in the "Power" section on page 15. It provides an assurance that the voltage levels are as required for the respective modes, and can either delay the mode entry (on power-on reset (POR), for example) until voltage levels are as required or generate resets (brownout detect (BOD)) or interrupts when the power supply reaches a particular programmable level between 1.8 V and 4.5 V (low-voltage detect (LVD)). PSoC 4100_BLE operates with a single external supply (1.71 V to 5.5 V without radio and 1.9 V to 5.5 V with radio). The device has five different power modes; transitions between these modes are managed by the power system. PSoC 4100_BLE provides Sleep, Deep-Sleep, Hibernate, and Stop low-power modes. Refer to the *Technical Reference Manual* for more details.

Clock System

The PSoC 4100_BLE clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that no metastable conditions occur.

The clock system for PSoC 4100_BLE consists of the internal main oscillator (IMO), the internal low-speed oscillator (ILO), the 24-MHz external crystal oscillator (ECO) and the 32-kHz watch crystal oscillator (WCO). In addition, an external clock may be supplied from a pin.

IMO Clock Source

The IMO is the primary source of internal clocking in PSoC 4100_BLE. It is trimmed during testing to achieve the specified accuracy. Trim values are stored in nonvolatile latches (NVL). Additional trim settings from flash can be used to compensate for changes. The IMO default frequency is 24 MHz and it can be adjusted between 3 MHz to 48 MHz in steps of 1 MHz. The IMO tolerance with Cypress-provided calibration settings is $\pm 2\%$.

ILO Clock Source

The ILO is a very-low-power oscillator, which is primarily used to generate clocks for the peripheral operation in the Deep-Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component which does the calibration.

External Crystal Oscillator (ECO)

The ECO is used as the active clock for the BLESS to meet the \pm 50-ppm clock accuracy of the Bluetooth 4.2 Specification. PSoC 4100_BLE includes a tunable load capacitor to tune the crystal-clock frequency by measuring the actual clock frequency. The high-accuracy ECO clock can also be used as a system clock.

Watch Crystal Oscillator (WCO)

The WCO is used as the sleep clock for the BLESS to meet the \pm 500-ppm clock accuracy of the Bluetooth 4.2 Specification. The sleep clock provides an accurate sleep timing and enables wakeup at the specified advertisement and connection intervals. The WCO output can be used to realize the real-time clock (RTC) function in firmware.

Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO or from the WCO; this allows the watchdog operation during Deep-Sleep and generates a watchdog reset if not serviced before the timeout occurs. The watchdog reset is recorded in the Reset Cause register. With the WCO and firmware, an accurate real-time clock (within the bounds of the 32-kHz crystal accuracy) can be realized.






Figure 3. PSoC 4100_BLE MCU Clocking Architecture

The HFCLK signal can be divided down (see Figure 3) to generate synchronous clocks for the UDBs, and the analog and digital peripherals. There are a total of 12 clock dividers for PSoC 4100_BLE: ten with 16-bit divide capability and two with 16.5-bit divide capability. This allows the generation of 16 divided clock signals, which can be used by peripheral blocks. The analog clock leads the digital clocks to allow analog events to occur before the digital clock-related noise is generated. The 16-bit and 16.5-bit dividers allow a lot of flexibility in generating fine-grained frequency values and are fully supported in PSoC Creator.

Reset

PSoC 4100_BLE can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through resets and allows the software to determine the cause of the reset. An XRES pin is reserved for an external reset to avoid complications with the configuration and multiple pin functions during power-on or reconfiguration. The XRES pin has an internal pull-up resistor that is always enabled.

Voltage Reference

The PSoC 4100_BLE reference system generates all internally required references. A one-percent voltage reference spec is provided for the 12-bit ADC. To allow better signal-to-noise ratios (SNR) and better absolute accuracy, it is possible to bypass the internal reference using a REF pin or use an external reference for the SAR. Refer to Table 19, "SAR ADC AC Specifications," on page 25 for details.

Bluetooth Smart Radio and Subsystem

PSoC 4100_BLE incorporates a Bluetooth Smart subsystem that contains the Physical Layer (PHY) and Link Layer (LL) engines with an embedded AES-128 security engine. The physical layer consists of the digital PHY and the RF transceiver that transmits and receives GFSK packets at 1 Mbps over a 2.4-GHz ISM band, which is compliant with Bluetooth Smart Bluetooth Specification 4.2. The baseband controller is a composite hardware and firmware implementation that supports both master and slave modes. Key protocol elements, such as HCI and link control, are implemented in firmware. Time-critical functional blocks, such as encryption, CRC, data whitening, and access code correlation, are implemented in hardware (in the LL engine).

The RF transceiver contains an integrated balun, which provides a single-ended RF port pin to drive a 50- Ω antenna via a matching/filtering network. In the receive direction, this block converts the RF signal from the antenna to a digital bit stream after performing GFSK demodulation. In the transmit direction, this block performs GFSK modulation and then converts a digital baseband signal to a radio frequency before transmitting it to air through the antenna.

The Bluetooth Smart Radio and Subsystem (BLESS) requires a 1.9-V minimum supply (the range varies from 1.9 V to 5.5 V).

Key features of BLESS are as follows:

- Master and slave single-mode protocol stack with logical link control and adaptation protocol (L2CAP), attribute (ATT), and security manager (SM) protocols
- API access to generic attribute profile (GATT), generic access profile (GAP), and L2CAP
- L2CAP connection-oriented channel
- GAP features
 - D Broadcaster, Observer, Peripheral, and Central roles
 - □ Security mode 1: Level 1, 2, 3, and 4
 - □ Security mode 2: Level 1 and 2
 - □ User-defined advertising data
 - Multiple bond support
- GATT features
 - GATT client and server
 - Supports GATT sub-procedures
 - □ 32-bit universally unique identifier (UUID)
- Security Manager (SM)
 - Pairing methods: Just works, Passkey Entry, Out of Band and Numeric Comparison
 - Authenticated man-in-the-middle (MITM) protection and data signing
 - □ LE Secure Connections (Bluetooth 4.2 feature)
- Link Layer (LL)
 - Master and Slave roles
 - □ 128-bit AES engine
 - Encryption
 - Low-duty cycle advertising
 - D LE Ping
 - D LE Data Packet Length Extension (Bluetooth 4.2 feature)
 - Link Layer Privacy (with extended scanning filter policy, Bluetooth 4.2 feature)
- Supports all SIG-adopted BLE profiles



Analog Blocks

12-bit SAR ADC

The 12-bit, 806 ksps SAR ADC can operate at a maximum clock rate of 14.508 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion.

The block functionality is augmented for the user by adding a reference buffer to it (trimmable to $\pm 1\%$) and by providing the choice of three internal voltage references, V_{DD} , $V_{DD}/2$, and V_{REF} (nominally 1.024 V), as well as an external reference through a REF pin. The sample-and-hold (S/H) aperture is programmable; it allows the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. System performance will be 65 dB for true 12-bit precision if appropriate references are used and system noise levels permit it. To improve the performance in noisy conditions, it is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.

The SAR is connected to a fixed set of pins through an 8-input sequencer. The sequencer cycles through the selected channels autonomously (sequencer scan) and does so with zero switching overhead (that is, the aggregate sampling bandwidth is equal to 806 ksps whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware-driven switching. A feature provided by the sequencer is the buffering of each channel to reduce CPU interrupt-service requirements. To accommodate signals with varying source impedances and frequencies, it is possible to have different sample times programmable for each channel. Also, the signal range specification through a pair of range registers (low- and high-range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range values without having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.

The SAR is able to digitize the output of the on-chip temperature sensor for calibration and other temperature-dependent functions. The SAR is not available in Deep-Sleep and Hibernate modes as it requires a high-speed clock (up to 18 MHz). The SAR operating range is 1.71 V to 5.5 V.




Figure 4. SAR ADC System Diagram

Opamps (CTBm Block)

PSoC 4100_BLE has two opamps with comparator modes, which allow most common analog functions to be performed on-chip, eliminating external components. PGAs, voltage buffers, filters, transimpedance amplifiers, and other functions can be realized with external passives saving power, cost, and space. The on-chip opamps are designed with enough bandwidth to drive the sample-and-hold circuit of the ADC without requiring external buffering.

Temperature Sensor

PSoC 4100_BLE has an on-chip temperature sensor. This consists of a diode, which is biased by a current source that can be disabled to save power. The temperature sensor is connected to the ADC, which digitizes the reading and produces a temperature value by using a Cypress-supplied software that includes calibration and linearization.

Low-Power Comparators

PSoC 4100_BLE has a pair of low-power comparators, which can also operate in Deep-Sleep and Hibernate modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode (Hibernate) where the system wake-up circuit is activated by a comparator-switch event.



Fixed-Function Digital

Timer/Counter/PWM Block

The timer/counter/PWM block consists of four 16-bit counters with user-programmable period length. There is a capture register to record the count value at the time of an event (which may be an I/O event), a period register which is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals which are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow the use as deadband programmable complementary PWM outputs. It also has a kill input to force outputs to a predetermined state; for example, this is used in motor-drive systems when an overcurrent state is indicated and the PWMs driving the FETs need to be shut off immediately with no time for software intervention.

Serial Communication Blocks (SCB)

 $\mathsf{PSoC}\ 4100_\mathsf{BLE}\ \mathsf{has}\ \mathsf{two}\ \mathsf{SCBs},\ \mathsf{each}\ \mathsf{of}\ \mathsf{which}\ \mathsf{can}\ \mathsf{implement}\ \mathsf{an}\ \mathsf{I}^2\mathsf{C},\ \mathsf{UART},\ \mathsf{or}\ \mathsf{SPI}\ \mathsf{interface}.$

I²C Mode: The hardware I²C block implements a full multi-master and slave interface (it is capable of multimaster arbitration). This block is capable of operating at speeds of up to 1 Mbps (Fast-Mode Plus) and has flexible buffering options to reduce the interrupt overhead and latency for the CPU. It also supports EzI²C that creates a mailbox address range in the memory of PSoC 4100_BLE and effectively reduces the I²C communication to reading from and writing to an array in the memory. In addition, the block supports an 8-deep FIFO for receive and transmit, which, by increasing the time given for the CPU to read the data, greatly reduces the need for clock stretching caused by the CPU not having read the data on time. The FIFO mode is available in all channels and is very useful in the absence of DMA.

The I²C peripheral is compatible with I²C Standard-mode, Fast-mode, and Fast-Mode Plus devices as defined in the NXP I²C-bus specification and user manual (UM10204). The I²C bus I/O is implemented with GPIOs in open-drain modes.

SCB1 is fully compliant with Standard-mode (100 kHz), Fast-mode (400 kHz), and Fast-Mode Plus (1 MHz) I²C signaling specifications when routed to GPIO pins P5.0 and P5.1, except for hot swap capability during I2C active communication. The remaining GPIOs do not meet the hot-swap specification (V_{DD} off; draw < 10- μ A current) for Fast mode and Fast-Mode Plus, I_{OL} spec (20 mA) for Fast-Mode Plus, hysteresis spec (0.05 × V_{DD}) for Fast mode and Fast-Mode Plus, and minimum fall-time spec for Fast mode and Fast-Mode Plus.

- GPIO cells, including P5.0 and P5.1, cannot be hot-swapped or powered up independent of the rest of the I²C system.
- The GPIO pins P5.0 and P5.1 are overvoltage-tolerant but cannot be hot-swapped or powered up independent of the rest of the I²C system.
- Fast-Mode Plus has an I_{OL} specification of 20 mA at a V_{OL} of 0.4 V. The GPIO cells can sink a maximum of 8 mA I_{OL} with a V_{OL} maximum of 0.6 V.

Fast mode and Fast-Mode Plus specify minimum Fall times, which are not met with the GPIO cell; the Slow-Strong mode can help meet this spec depending on the bus load.

UART Mode: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows the addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated.

SPI Mode: The SPI mode supports full Motorola SPI, TI Secure Simple Pairing (SSP) (essentially adds a start pulse that is used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO for transmit and receive.

GPIO

PSoC 4100_BLE has 36 GPIOs. The GPIO block implements the following:

- Eight drive-strength modes:
 - Analog input mode (input and output buffers disabled)
 Input only
 - Weak pull-up with strong pull-down
 - □ Strong pull-up with weak pull-down
 - Open drain with strong pull-down
 - Open drain with strong pull-up
 - □ Strong pull-up with strong pull-down
 - Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL)
- Pins 0 and 1 of Port 5 are overvoltage-tolerant Pins
- Individual control of input and output buffer enabling/disabling in addition to drive-strength modes
- Hold mode for latching the previous state (used for retaining the I/O state in Deep-Sleep and Hibernate modes)
- Selectable slew rates for dV/dt-related noise control to improve EMI

The pins are organized in logical entities called ports, which are 8-bit in width. During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix (HSIOM) is used to multiplex between various signals that may connect to an I/O pin. Pin locations for fixed-function peripherals are also fixed to reduce internal multiplexing complexity (these signals do not go through the DSI network). DSI signals are not affected by this and any pin may be routed to any UDB through the DSI network.

Data output and pin-state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (5 for PSoC 4100_BLE since it has 4.5 ports).



Special-Function Peripherals

LCD Segment Drive

PSoC 4100_BLE has an LCD controller, which can drive up to four commons and up to 32 segments. It uses full digital methods to drive the LCD segments requiring no generation of internal LCD voltages. The two methods used are referred to as digital correlation and PWM.

The digital correlation method modulates the frequency and levels of the common and segment signals to generate the highest RMS voltage across a segment to light it up or to keep the RMS signal zero. This method is good for STN displays but may result in reduced contrast with TN (cheaper) displays.

The PWM method drives the panel with PWM signals to effectively use the capacitance of the panel to provide the integration of the modulated pulse-width to generate the desired LCD voltage. This method results in higher power consumption but can result in better results when driving TN displays. LCD operation is supported during Deep-Sleep mode, refreshing a small display buffer (four bits; one 32-bit register per port).

CapSense

CapSense is supported on all pins in PSoC 4100_BLE through a CapSense Sigma-Delta (CSD) block that can be connected to any pin through an analog mux bus that any GPIO pin can be connected to via an Analog switch. CapSense function can thus be provided on any pin or group of pins in a system under software control. A component is provided for the CapSense block to make it easy for the user.

The shield voltage can be driven on another mux bus to provide liquid-tolerance capability. Liquid tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input.

The CapSense block has two IDACs which can be used for general purposes if CapSense is not being used (both IDACs are available in that case) or if CapSense is used without liquid tolerance (one IDAC is available).



Pinouts

Table 1 shows the pin list for the PSoC 4100_BLE device and Table 2 shows the programmable pin multiplexing. Port 2 consists of the high-speed analog inputs for the SAR mux. All pins support CSD CapSense and analog mux bus connections.

Table 1. PSoC 4100_BLE Pin List (QFN Package)

Pin	Name	Туре	Description	
1	VDDD	POWER	1.71-V to 5.5-V digital supply	
2	XTAL32O/P6.0	CLOCK	32.768-kHz crystal	
3	XTAL32I/P6.1	CLOCK	32.768-kHz crystal or external clock input	
4	XRES	RESET	Reset, active LOW	
5	P4.0	GPIO	Port 4 Pin 0, lcd, csd	
6	P4.1	GPIO	Port 4 Pin 1, lcd, csd	
7	P5.0	GPIO	Port 5 Pin 0, lcd, csd, overvoltage-tolerant	
8	P5.1	GPIO	Port 5 Pin 1, lcd, csd, overvoltage-tolerant	
9	VSSD	GROUND	Digital ground	
10	VDDR	POWER	1.9-V to 5.5-V radio supply	
11	GANT1	GROUND	Antenna shielding ground	
12	ANT	ANTENNA	Antenna pin	
13	GANT2	GROUND	Antenna shielding ground	
14	VDDR	POWER	1.9-V to 5.5-V radio supply	
15	VDDR	POWER	1.9-V to 5.5-V radio supply	
16	XTAL24I	CLOCK	24-MHz crystal or external clock input	
17	XTAL24O	CLOCK	24-MHz crystal	
18	VDDR	POWER	1.9-V to 5.5-V radio supply	
19	P0.0	GPIO	Port 0 Pin 0, lcd, csd	
20	P0.1	GPIO	Port 0 Pin 1, lcd, csd	
21	P0.2	GPIO	Port 0 Pin 2, lcd, csd	
22	P0.3	GPIO	Port 0 Pin 3, lcd, csd	
23	VDDD	POWER	1.71-V to 5.5-V digital supply	
24	P0.4	GPIO	Port 0 Pin 4, lcd, csd	
25	P0.5	GPIO	Port 0 Pin 5, lcd, csd	
26	P0.6	GPIO	Port 0 Pin 6, lcd, csd	
27	P0.7	GPIO	Port 0 Pin 7, lcd, csd	
28	P1.0	GPIO	Port 1 Pin 0, lcd, csd	
29	P1.1	GPIO	Port 1 Pin 1, lcd, csd	
30	P1.2	GPIO	Port 1 Pin 2, lcd, csd	
31	P1.3	GPIO	Port 1 Pin 3, lcd, csd	
32	P1.4	GPIO	Port 1 Pin 4, lcd, csd	
33	P1.5	GPIO	Port 1 Pin 5, lcd, csd	
34	P1.6	GPIO	Port 1 Pin 6, lcd, csd	
35	P1.7	GPIO	Port 1 Pin 7, lcd, csd	
36	VDDA	POWER	1.71-V to 5.5-V analog supply	
37	P2.0	GPIO	Port 2 Pin 0, lcd, csd	
38	P2.1	GPIO	Port 2 Pin 1, lcd, csd	
39	P2.2	GPIO	Port 2 Pin 2, lcd, csd	



Pin	Name	Туре	Description
40	P2.3	GPIO	Port 2 Pin 3, lcd, csd
41	P2.4	GPIO	Port 2 Pin 4, lcd, csd
42	P2.5	GPIO	Port 2 Pin 5, lcd, csd
43	P2.6	GPIO	Port 2 Pin 6, lcd, csd
44	P2.7	GPIO	Port 2 Pin 7, lcd, csd
45	VREF	REF	1.024-V reference
46	VDDA	POWER	1.71-V to 5.5-V analog supply
47	P3.0	GPIO	Port 3 Pin 0, lcd, csd
48	P3.1	GPIO	Port 3 Pin 1, lcd, csd
49	P3.2	GPIO	Port 3 Pin 2, lcd, csd
50	P3.3	GPIO	Port 3 Pin 3, lcd, csd
51	P3.4	GPIO	Port 3 Pin 4, lcd, csd
52	P3.5	GPIO	Port 3 Pin 5, lcd, csd
53	P3.6	GPIO	Port 3 Pin 6, lcd, csd
54	P3.7	GPIO	Port 3 Pin 7, lcd, csd
55	VSSA	GROUND	Analog ground
56	VCCD	POWER Regulated 1.8-V supply, connect to 1-µF capacitor	
57	EPAD	GROUND	Ground paddle for the QFN package

Table 1. PSoC 4100_BLE Pin List (QFN Package) (continued)

Table 2. PSoC 4100_BLE Pin List (WLCSP Package)

Pin	Name	Туре	Pin Description
A1	VREF	REF	1.024-V reference
A2	VSSA	GROUND	Analog ground
A3	P3.3	GPIO	Port 3 Pin 3, lcd, csd
A4	P3.7	GPIO	Port 3 Pin 7, lcd, csd
A5	VSSD	GROUND	Digital ground
A6	VSSA	GROUND	Analog ground
A7	VCCD	POWER	Regulated 1.8-V supply, connect to 1-µF capacitor
A8	VDDD	POWER	1.71-V to 5.5-V radio supply
B1	P2.3	GPI	Port 2 Pin 3, lcd, csd
B2	VSSA	GROUND	Analog ground
B3	P2.7	GPIO	Port 2 Pin 7, lcd, csd
B4	P3.4	GPIO	Port 3 Pin 4, lcd, csd
B5	P3.5	GPIO	Port 3 Pin 5, lcd, csd
B6	P3.6	GPIO	Port 3 Pin 6, lcd, csd
B7	XTAL32I/P6.1	CLOCK	32.768-kHz crystal or external clock input
B8	XTAL320/P6.0	CLOCK	32.768-kHz crystal
C1	VSSA	GROUND	Analog ground
C2	P2.2	GPIO	Port 2 Pin 2, lcd, csd
C3	P2.6	GPIO Port 2 Pin 6, lcd, csd	
C4	P3.0	GPIO	Port 3 Pin 0, lcd, csd
C5	P3.1	GPIO	Port 3 Pin 1, lcd, csd



Table 2. PSoC 4100_BLE Pin List (WLCSP Package) (continued)

Pin	Name	Туре	Pin Description	
C6 P3.2		GPIO	Port 3 Pin 2, lcd, csd	
C7	XRES	RESET	Reset, active LOW	
C8	P4.0	GPIO	Port 4 Pin 0, lcd, csd	
D1	P1.7	GPIO	Port 1 Pin 7, lcd, csd	
D2	VDDA	POWER	1.71-V to 5.5-V analog supply	
D3	P2.0	GPIO	Port 2 Pin 0, lcd, csd	
D4	P2.1	GPIO	Port 2 Pin 1, lcd, csd	
D5	P2.5	GPIO	Port 2 Pin 5, lcd, csd	
D6	VSSD	GROUND	Digital ground	
D7	P4.1	GPIO	Port 4 Pin 1, lcd, csd	
D8	P5.0	GPIO	Port 5 Pin 0, lcd, csd	
E1	P1.2	GPIO	Port 1 Pin 2, lcd, csd	
E2	P1.3	GPIO	Port 1 Pin 3, lcd, csd	
E3	P1.4	GPIO	Port 1 Pin 4, lcd, csd	
E4	P1.5	GPIO	Port 1 Pin 5, lcd, csd	
E5	P1.6	GPIO	Port 1 Pin 6, lcd, csd	
E6	P2.4	GPIO	Port 2 Pin 4, lcd, csd	
E7	P5.1	GPIO	Port 5 Pin 1, lcd, csd	
E8	VSSD	GROUND	Digital ground	
F1	VSSD	GROUND	Digital ground	
F2	P0.7	GPIO	Port 0 Pin 7, lcd, csd	
F3	P0.3	GPIO	Port 0 Pin 3, lcd, csd	
F4	P1.0	GPIO	Port 1 Pin 0, lcd, csd	
F5	P1.1	GPIO	Port 1 Pin 1, lcd, csd	
F6	VSSR	GROUND	Radio ground	
F7	VSSR	GROUND	Radio ground	
F8	VDDR	POWER	1.9-V to 5.5-V radio supply	
G1	P0.6	GPIO	Port 0 Pin 6, lcd, csd	
G2	VDDD	POWER	1.71-V to 5.5-V digital supply	
G3	P0.2	GPIO	Port 0 Pin 2, lcd, csd	
G4	VSSD	GROUND	Digital ground	
G5	VSSR	GROUND	Radio ground	
G6	VSSR	GROUND	Radio ground	
G7	GANT	GROUND	Antenna shielding ground	
G8	VSSR	GROUND	Radio ground	
H1	P0.5	GPIO	Port 0 Pin 5, lcd, csd	
H2	P0.1	GPIO	Port 0 Pin 1, lcd, csd	
H3	XTAL24O	CLOCK	24-MHz crystal	
H4	XTAL24I	CLOCK	24-MHz crystal or external clock input	
H5	VSSR	GROUND	Radio ground	
H6	VSSR	GROUND	Radio ground	
H7	ANT	ANTENNA	Antenna pin	
J1	P0.4	GPIO	Port 0 Pin 4, lcd, csd	



Table 2. PSoC 4100	_BLE Pin List (WI	LCSP Package)	(continued)
--------------------	-------------------	---------------	-------------

Pin	Name	Туре	Pin Description
J2	P0.0	GPIO	Port 0 Pin 0, lcd, csd
J3	VDDR	POWER	1.9-V to 5.5-V radio supply
J6	VDDR	POWER	1.9-V to 5.5-V radio supply
J7	No Connect	-	-

High-speed I/O matrix (HSIOM) is a group of high-speed switches that routes GPIOs to the resources inside the device. These resources include CapSense, TCPWMs, I²C, SPI, UART, and LCD. HSIOM_PORT_SELx are 32-bit-wide registers that control the routing of GPIOs. Each register controls one port; four dedicated bits are assigned to each GPIO in the port. This provides up to 16 different options for GPIO routing as shown in Table 3.

Table 3. HSIOM Port Settings

Value	Description
0	Firmware-controlled GPIO
1	Output is firmware-controlled, but Output Enable (OE) is controlled from DSI.
2	Both output and OE are controlled from DSI.
3	Output is controlled from DSI, but OE is firmware-controlled.
4	Pin is a CSD sense pin
5	Pin is a CSD shield pin
6	Pin is connected to AMUXA
7	Pin is connected to AMUXB
8	Pin-specific Active function #0
9	Pin-specific Active function #1
10	Pin-specific Active function #2
11	Reserved
12	Pin is an LCD common pin
13	Pin is an LCD segment pin
14	Pin-specific Deep-Sleep function #0
15	Pin-specific Deep-Sleep function #1

The selection of peripheral function for different GPIO pins is given in Table 4.

Table 4. Port Pin Connections

		Digital (HSIOM_PORT_SELx.SELy) ('x' denotes port number and 'y' denotes pin number					oin number)
Name	Analog	0	8	9	10	14	15
		GPIO	Active #0	Active #1	Active #2	Deep-Sleep #0	Deep-Sleep #1
P0.0	COMP0_INP	GPIO	TCPWM0_P[3]	SCB1_UART_RX[1]		SCB1_I2C_SDA[1]	SCB1_SPI_MOSI[1]
P0.1	COMP0_INN	GPIO	TCPWM0_N[3]	SCB1_UART_TX[1]		SCB1_I2C_SCL[1]	SCB1_SPI_MISO[1]
P0.2		GPIO	TCPWM1_P[3]	SCB1_UART_RTS[1]		COMP0_OUT[0]	SCB1_SPI_SS0[1]
P0.3		GPIO	TCPWM1_N[3]	SCB1_UART_CTS[1]		COMP1_OUT[0]	SCB1_SPI_SCLK[1]
P0.4	COMP1_INP	GPIO	TCPWM1_P[0]	SCB0_UART_RX[1]	EXT_CLK[0]/ ECO_OUT[0]	SCB0_I2C_SDA[1]	SCB0_SPI_MOSI[1]
P0.5	COMP1_INN	GPIO	TCPWM1_N[0]	SCB0_UART_TX[1]		SCB0_I2C_SCL[1]	SCB0_SPI_MISO[1]
P0.6		GPIO	TCPWM2_P[0]	SCB0_UART_RTS[1]		SWDIO[0]	SCB0_SPI_SS0[1]
P0.7		GPIO	TCPWM2_N[0]	SCB0_UART_CTS[1]		SWDCLK[0]	SCB0_SPI_SCLK[1]
P1.0	CTBm1_OA0_INP	GPIO	TCPWM0_P[1]			COMP0_OUT[1]	WCO_OUT[2]
P1.1	CTBm1_OA0_INN	GPIO	TCPWM0_N[1]			COMP1_OUT[1]	SCB1_SPI_SS1
P1.2	CTBm1_OA0_OUT	GPIO	TCPWM1_P[1]				SCB1_SPI_SS2
P1.3	CTBm1_OA1_OUT	GPIO	TCPWM1_N[1]				SCB1_SPI_SS3





Table 4. Port Pin Connections (continued)

		Digital (HSIOM_PORT_SELx.SELy) ('x' denotes port number and 'y' denotes pin number)						
Name	Analog	0	8	9	10	14	15	
		GPIO	Active #0	Active #1	Active #2	Deep-Sleep #0	Deep-Sleep #1	
P1.4	CTBm1_OA1_INN	GPIO	TCPWM2_P[1]	SCB0_UART_RX[0]		SCB0_I2C_SDA[0]	SCB0_SPI_MOSI[1]	
P1.5	CTBm1_OA1_INP	GPIO	TCPWM2_N[1]	SCB0_UART_TX[0]		SCB0_I2C_SCL[0]	SCB0_SPI_MISO[1]	
P1.6	CTBm1_OA0_INP	GPIO	TCPWM3_P[1]	SCB0_UART_RTS[0]			SCB0_SPI_SS0[1]	
P1.7	CTBm1_OA1_INP	GPIO	TCPWM3_N[1]	SCB0_UART_CTS[0]			SCB0_SPI_SCLK[1]	
P2.0	CTBm0_OA0_INP	GPIO					SCB0_SPI_SS1	
P2.1	CTBm0_OA0_INN	GPIO					SCB0_SPI_SS2	
P2.2	CTBm0_OA0_OUT	GPIO				WAKEUP	SCB0_SPI_SS3	
P2.3	CTBm0_OA1_OUT	GPIO					WCO_OUT[1]	
P2.4	CTBm0_OA1_INN	GPIO						
P2.5	CTBm0_OA1_INP	GPIO						
P2.6	CTBm0_OA0_INP	GPIO						
P2.7	CTBm0_OA1_INP	GPIO			EXT_CLK[1]/ECO_OUT[1]			
P3.0	SARMUX_0	GPIO	TCPWM0_P[2]	SCB0_UART_RX[2]		SCB0_I2C_SDA[2]		
P3.1	SARMUX_1	GPIO	TCPWM0_N[2]	SCB0_UART_TX[2]		SCB0_I2C_SCL[2]		
P3.2	SARMUX_2	GPIO	TCPWM1_P[2]	SCB0_UART_RTS[2]				
P3.3	SARMUX_3	GPIO	TCPWM1_N[2]	SCB0_UART_CTS[2]				
P3.4	SARMUX_4	GPIO	TCPWM2_P[2]	SCB1_UART_RX[2]		SCB1_I2C_SDA[2]		
P3.5	SARMUX_5	GPIO	TCPWM2_N[2]	SCB1_UART_TX[2]		SCB1_I2C_SCL[2]		
P3.6	SARMUX_6	GPIO	TCPWM3_P[2]	SCB1_UART_RTS[2]				
P3.7	SARMUX_7	GPIO	TCPWM3_N[2]	SCB1_UART_CTS[2]			WCO_OUT[0]	
P4.0	CMOD	GPIO	TCPWM0_P[0]	SCB1_UART_RTS[0]			SCB1_SPI_MOSI[0]	
P4.1	CTANK	GPIO	TCPWM0_N[0]	SCB1_UART_CTS[0]			SCB1_SPI_MISO[0]	
P5.0		GPIO	TCPWM3_P[0]	SCB1_UART_RX[0]	EXTPA_EN	SCB1_I2C_SDA[0]	SCB1_SPI_SS0[0]	
P5.1		GPIO	TCPWM3_N[0]	SCB1_UART_TX[0]	EXT_CLK[2]/ECO_OUT[2]	SCB1_I2C_SCL[0]	SCB1_SPI_SCLK[0]	
P6.0_XTAL32O		GPIO						
P6.1_XTAL32I		GPIO						



The possible pin connections are shown for all analog and digital peripherals (except the radio, LCD, and CSD blocks, which were shown in Table 1). A typical system application connection diagram is shown in Figure 5.




Figure 5. System Application Connection Diagram

Power

The PSoC 4100_BLE device can be supplied from batteries with a voltage range of 1.9 V to 5.5 V by directly connecting to the digital supply (VDDD), analog supply (VDDA), and radio supply (VDDR) pins. Internal LDOs in the device regulate the supply voltage to the required levels for different blocks. The device has one regulator for the digital circuitry and separate regulators for radio circuitry for noise isolation. Analog circuits run directly from the analog supply (VDDA) input. The device uses separate regulators for Deep-Sleep and Hibernate (lowered power supply and retention) modes to minimize the power consumption. The radio stops working below 1.9 V, but the device continues to function down to 1.71 V without RF. Note that VDDR must be supplied whenever VDDD is supplied.

Bypass capacitors must be used from VDDx (x = A, D, or R) to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1-µF range in parallel with a smaller capacitor (for example, 0.1 µF). Note that these are simply rules

of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

Power Supply	Bypass Capacitors
VDDD	0.1- μ F ceramic at each pin plus bulk capacitor 1 μ F to 10 μ F.
VDDA	0.1- μ F ceramic at each pin plus bulk capacitor 1 μ F to 10 μ F.
VDDR	0.1- μ F ceramic at each pin plus bulk capacitor 1 μ F to 10 μ F.
VCCD	1-µF ceramic capacitor at the VCCD pin.
VREF (optional)	The internal bandgap may be bypassed with a 1-µF to 10-µF capacitor.



Development Support

The PSoC 4100_BLE family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4 to find out more.

Documentation

A suite of documentation supports the PSoC 4100_BLE family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

Software User Guide: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

Component Datasheets: The flexibility of PSoC allows the creation of new peripherals (Components) long after the device has gone into production. Component datasheets provide all of the information needed to select and use a particular Component, including a functional description, API documentation, example code, and AC/DC specifications.

Application Notes: PSoC application notes discuss a particular application of PSoC in depth; examples include creating

standard and custom BLE profiles. Application notes often include example projects in addition to the application note document.

Technical Reference Manual: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at www.cypress.com/psoc4.

Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4100_BLE family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



Electrical Specifications

Absolute Maximum Ratings

Table 5. Absolute Maximum Ratings^[1]

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID1	V _{DDD_ABS}	Analog, digital, or radio supply relative to V_{SS} (V_{SSD} = V_{SSA})	-0.5	_	6	V	Absolute max
SID2	V _{CCD_ABS}	Direct digital core voltage input relative to V_{SSD}	-0.5	_	1.95	V	Absolute max
SID3	V _{GPIO_ABS}	GPIO voltage	-0.5	-	V _{DD} +0.5	V	Absolute max
SID4	I _{GPIO_ABS}	Maximum current per GPIO	-25	-	25	mA	Absolute max
SID5	I _{GPIO_injection}	GPIO injection current, Max for V _{IH} > V _{DDD} , and Min for V _{IL} < V _{SS}	-0.5	_	0.5	mA	Absolute max, current injected per pin
BID57	ESD_HBM	Electrostatic discharge human body model	2200 ^[2]	-	-	V	
BID58	ESD_CDM	Electrostatic discharge charged device model	500	_	-	V	
BID61	LU	Pin current for latch-up	-200	_	200	mA	

Device Level Specifications

All specifications are valid for -40 °C \leq TA \leq 105 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 6. DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID6	V _{DD}	Power supply input voltage ($V_{DDA} = V_{DDD} = V_{DD}$)	1.8	-	5.5	V	With regulator enabled
SID7	V _{DD}	Power supply input voltage unregulated $(V_{DDA} = V_{DDD} = V_{DD})$	1.71	1.8	1.89	V	Internally unregulated Supply
SID8	V _{DDR}	Radio supply voltage (Radio ON)	1.9	-	5.5	V	
SID8A	V _{DDR}	Radio supply voltage (Radio OFF)	1.71	-	5.5	V	
SID9	V _{CCD}	Digital regulator output voltage (for core logic)	_	1.8	-	V	
SID10	C _{VCCD}	Digital regulator output bypass capacitor	1	1.3	1.6	μF	X5R ceramic or better
	e, V _{DD} = 1.71 V	to 5.5 V					
SID13	I _{DD3}	Execute from flash; CPU at 3 MHz	_	1.7	-	mA	T = 25 °C, V _{DD} = 3.3 V
SID14	I _{DD4}	Execute from flash; CPU at 3 MHz	-	-	-	mA	T = -40 C to 105 °C
SID15	I _{DD5}	Execute from flash; CPU at 6 MHz	_	2.5	-	mA	T = 25 °C, V _{DD} = 3.3 V
SID16	I _{DD6}	Execute from flash; CPU at 6 MHz	-	-	-	mA	T = -40 °C to 105 °C
SID17	I _{DD7}	Execute from flash; CPU at 12 MHz	_	4	-	mA	T = 25 °C, V _{DD} = 3.3 V
SID18	I _{DD8}	Execute from flash; CPU at 12 MHz	_	-	-	mA	T = -40 °C to 105 °C

Notes

Usage above the absolute maximum conditions listed in Table 5 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.
 This does not apply to the RF pins (ANT, XTALI, and XTALO). RF pins (ANT, XTALI, and XTALO) are tested for 500-V HBM.



Table 6. DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID19	I _{DD9}	Execute from flash; CPU at 24 MHz	_	7.1	_	mA	T = 25 °C, V _{DD} = 3.3 V
SID20	I _{DD10}	Execute from flash; CPU at 24 MHz	-	-	_	mA	T = -40 °C to 105 °C
SID21	I _{DD11}	Execute from flash; CPU at 48 MHz	-	13.4	-	mA	T = 25 °C, V _{DD} = 3.3 V
SID22	I _{DD12}	Execute from flash; CPU at 48 MHz	-	-	_	mA	T = -40 °C to 105 °C
Sleep Mode	, V _{DD} = 1.8 V t	o 5.5 V		•	•		
SID23	I _{DD13}	IMO on	-	-	_	mA	T = 25 °C, VDD = 3.3 V, SYSCLK = 3 MHz
Sleep Mode	, V _{DD} and V _{DD}	_R = 1.9 V to 5.5 V					·
SID24	I _{DD14}	ECO on	-	-	_	mA	T = 25 °C, VDD = 3.3 V, SYSCLK = 3 MHz
Deep-Sleep	Mode, $V_{DD} = -$	I.8 V to 3.6 V					
SID25	I _{DD15}	WDT with WCO on	-	1.3	_	μA	T = 25 °C, V _{DD} = 3.3 V
SID26	I _{DD16}	WDT with WCO on	-	-	-	μA	T = -40 °C to 105 °C
Deep-Sleep	Mode, V _{DD} = 3	3.6 V to 5.5 V					·
SID27	I _{DD17}	WDT with WCO on	-	-	_	μA	T = 25 °C, V _{DD} = 5 V
SID28	I _{DD18}	WDT with WCO on	_	_	_	μA	T = -40 °C to 105 °C
Deep-Sleep	Mode, V _{DD} = ⁻	I.71 V to 1.89 V (Regulator Bypassed)					
SID29	I _{DD19}	WDT with WCO on	-	_	_	μA	T = 25 °C
SID30	I _{DD20}	WDT with WCO on	-	_	_	μA	T = -40 °C to 105 °C
Deep-Sleep	Mode, V _{DD} = 2	2.5 V to 3.6 V	•				
SID31	I _{DD21}	Opamp on	-	-	-	μA	T = 25 °C, V _{DD} = 3.3 V
SID32	I _{DD22}	Opamp on	_	_	_	μA	T = -40 °C to 105 °C
Deep-Sleep	Mode, V _{DD} = 3	3.6 V to 5.5 V		•	•		
SID33	I _{DD23}	Opamp on	-	-	_	μA	T = 25 °C, V _{DD} = 5 V
SID34	I _{DD24}	Opamp on	-	_	_	μA	T = -40 °C to 105 °C
Hibernate M	ode, V _{DD} = 1.8	3 V to 3.6 V		•	•		
SID37	I _{DD27}	GPIO and reset active	_	150	-	nA	T = 25 °C, V _{DD} = 3.3 V
SID38	I _{DD28}	GPIO and reset active	-	-	-	nA	T = -40 °C to 105 °C
Hibernate M	ode, V _{DD} = 3.6	V to 5.5 V	1	1	1	•	
SID39	I _{DD29}	GPIO and reset active	-	-	_	nA	T = 25 °C, V _{DD} = 5 V
SID40	I _{DD30}	GPIO and reset active	-	-	-	nA	T = -40 °C to 105 °C
Hibernate M		1 V to 1.89 V (Regulator Bypassed)		•	•		1
SID41	I _{DD31}	GPIO and reset active	-	_	_	nA	T = 25 °C
SID42	I _{DD32}	GPIO and reset active	-	_	-	nA	T = -40 °C to 105 °C



Table 6. DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions		
Stop Mode,	V _{DD} = 1.8 V to	3.6 V	•	•		•			
SID43	I _{DD33}	Stop mode current (V _{DD})	-	20	-	nA	T = 25 °C, V _{DD} = 3.3 V		
SID44	I _{DD34}	Stop mode current (V _{DDR})	_	40		nA	T = 25 °C, V _{DDR} = 3.3 V		
SID45	I _{DD35}	Stop mode current (V _{DD})	-	-	-	nA	T = -40 °C to 105 °C		
SID46	I _{DD36}	Stop mode current (V _{DDR})	-	-	-	nA	T = -40 °C to 105 °C, V _{DDR} = 1.9 V to 3.6 V		
Stop Mode,	V _{DD} = 3.6 V to	5.5 V							
SID47	I _{DD37}	Stop mode current (V _{DD})	-	-	-	nA	T = 25 °C, V _{DD} = 5 V		
SID48	I _{DD38}	Stop mode current (V _{DDR})	-	-	-	nA	T = 25 °C, V _{DDR} = 5 V		
SID49	I _{DD39}	Stop mode current (V _{DD})	-	-	-	nA	T = -40 °C to 105 °C		
SID50	I _{DD40}	Stop mode current (V _{DDR})	-	-	-	nA	T = -40 °C to 105 °C		
Stop Mode,	Stop Mode, V _{DD} = 1.71 V to 1.89 V (Regulator Bypassed)								
SID51	I _{DD41}	Stop mode current (V _{DD})	-	-	-	nA	T = 25 °C		
SID52	I _{DD42}	Stop mode current (V _{DD})	_	-	_	nA	T = -40 °C to 105 °C		

Table 7. AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID53	F _{CPU}	CPU frequency	DC	-	24	MHz	$1.71 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$
SID54	T _{SLEEP}	Wakeup from Sleep mode	-	0	_	μs	Guaranteed by characterization
SID55	T _{DEEPSLEEP}	Wakeup from Deep-Sleep mode	-	-	25	μs	24-MHz IMO. Guaranteed by characterization
SID56	T _{HIBERNATE}	Wakeup from Hibernate mode	-	-	2	ms	Guaranteed by characterization
SID57	T _{STOP}	Wakeup from Stop mode	-	-	2	ms	Guaranteed by characterization



GPIO

Table 8. GPIO DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID58	V _{IH}	Input voltage HIGH threshold	0.7 × V _{DD}	-	_	V	CMOS input
SID59	V _{IL}	Input voltage LOW threshold	-	-	0.3 × V _{DD}	V	CMOS input
SID60	V _{IH}	LVTTL input, V _{DD} < 2.7 V	0.7 × V _{DD}	-	-	V	
SID61	V _{IL}	LVTTL input, V _{DD} < 2.7 V	-	-	0.3× V _{DD}	V	
SID62	V _{IH}	LVTTL input, V _{DD} ≥ 2.7 V	2.0	-	-	V	
SID63	V _{IL}	LVTTL input, V _{DD} ≥ 2.7 V	-	-	0.8	V	
SID64	V _{OH}	Output voltage HIGH level	V _{DD} –0.6	-	-	V	I _{OH} = 4 mA at 3.3-V V _{DD}
SID65	V _{OH}	Output voltage HIGH level	V _{DD} –0.5	Ι	-	V	I _{OH} = 1 mA at 1.8-V V _{DD}
SID66	V _{OL}	Output voltage LOW level	-	Ι	0.6	V	I _{OL} = 8 mA at 3.3-V V _{DD}
SID67	V _{OL}	Output voltage LOW level	-	Ι	0.6	V	I _{OL} = 4 mA at 1.8-V V _{DD}
SID68	V _{OL}	Output voltage LOW level	-	-	0.4	V	I _{OL} = 3 mA at 3.3-V V _{DD}
SID69	R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	
SID70	R _{PULLDOWN}	Pull-down resistor	3.5	5.6	8.5	kΩ	
SID71	IIL	Input leakage current (absolute value)	-	-	2	nA	25 °C, V _{DD} = 3.3 V
SID72	I _{IL_CTBM}	Input leakage on CTBm input pins	-	-	4	nA	
SID73	C _{IN}	Input capacitance	-	-	7	pF	
SID74	V _{HYSTTL}	Input hysteresis LVTTL	25	40		mV	V _{DD} > 2.7 V
SID75	V _{HYSCMOS}	Input hysteresis CMOS	0.05 × V _{DD}	-	_	mV	
SID76	I _{DIODE}	Current through protection diode to V_{DD}/V_{SS}	-	-	100	μA	Except for overvoltage-toler ant pins (P5.0 and P5.1)
SID77	I _{TOT_GPIO}	Maximum total source or sink chip current	-	-	200	mA	

Table 9. GPIO AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID78	T _{RISEF}	Rise time in Fast-Strong mode	2	-	12	ns	3.3-V V _{DDD} , C _{LOAD} = 25 pF
SID79	T _{FALLF}	Fall time in Fast-Strong mode	2	-	12	ns	3.3-V V _{DDD} , C _{LOAD} = 25 pF
SID80	T _{RISES}	Rise time in Slow-Strong mode	10	-	60	ns	3.3-V V _{DDD} , C _{LOAD} = 25 pF
SID81	T _{FALLS}	Fall time in Slow-Strong mode	10	-	60	ns	3.3-V V _{DDD} , C _{LOAD} = 25 pF

Note

3. V_{IH} must not exceed V_{DDD} + 0.2 V.



Table 9. GPIO AC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID82	F _{GPIOUT1}	GPIO Fout; 3.3 V \leq V _{DD} \leq 5.5 V. Fast-Strong mode	-	-	33	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID83	F _{GPIOUT2}	GPIO Fout; 1.7 V \leq V _{DD} \leq 3.3 V. Fast-Strong mode	-	-	16.7	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID84	F _{GPIOUT3}	GPIO Fout; 3.3 V \leq V _{DD} \leq 5.5 V. Slow-Strong mode	-	-	7	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID85	F _{GPIOUT4}	GPIO Fout; 1.7 V \leq V _{DD} \leq 3.3 V. Slow-Strong mode	-	-	3.5	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID86	F _{GPIOIN}	GPIO input operating frequency; 1.71 V \leq V _{DD} \leq 5.5 V	-	_	48	MHz	90/10% V _{IO}

Table 10. OVT GPIO DC Specifications (P5_0 and P5_1 Only)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID71A	IIL	Input leakage current (absolute value), V _{IH} > V _{DD}	-	-	10	μA	25 °C, V _{DD} = 0 V, V _{IH} = 3.0 V
SID66A	V _{OL}	Output voltage LOW level	-	-	0.4	V	I _{OL} = 20 mA, V _{DD} > 2.9 V

Table 11. OVT GPIO AC Specifications (P5_0 and P5_1 Only)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID78A	T _{RISE_OVFS}	Output rise time in Fast-Strong mode	1.5	-	12	ns	25-pF load, 10%–90%, V _{DD} =3.3 V
SID79A	T _{FALL_OVFS}	Output fall time in Fast-Strong mode	1.5	-	12	ns	25-pF load, 10%–90%, V _{DD} =3.3 V
SID80A	T _{RISSS}	Output rise time in Slow-Strong mode	10	-	60	ns	25-pF load, 10%–90%, V _{DD} =3.3 V
SID81A	T _{FALLSS}	Output fall time in Slow-Strong mode	10	_	60	ns	25-pF load, 10%–90%, V _{DD} =3.3 V
SID82A	F _{GPIOUT1}	GPIO F_{OUT} ; 3.3 V \leq V _{DD} \leq 5.5 V Fast-Strong mode	-	-	24	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID83A	F _{GPIOUT2}	GPIO F _{OUT} ; 1.71 V ≤ V _{DD} ≤ 3.3 V Fast-Strong mode	-	-	16	MHz	90/10%, 25-pF load, 60/40 duty cycle



XRES

Table 12. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID87	V _{IH}	Input voltage HIGH threshold	$0.7 \times V_{DDD}$	-	-	V	CMOS input
SID88	V _{IL}	Input voltage LOW threshold	-	-	$0.3 \times V_{DDD}$	V	CMOS input
SID89	Rpullup	Pull-up resistor	3.5	5.6	8.5	kΩ	
SID90	C _{IN}	Input capacitance	-	3	-	pF	
SID91	V _{HYSXRES}	Input voltage hysteresis	-	100	-	mV	
SID92	IDIODE	Current through protection diode to V_{DDD}/V_{SS}	-	Ι	100	μA	

Table 13. XRES AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID93	T _{RESETWIDTH}	Reset pulse width	1	-	-	μs	

Analog Peripherals

Opamp

Table 14. Opamp Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
I _{DD} (Opam	Block Current.	V _{DD} = 1.8 V. No Load)					
SID94	I _{DD_HI}	Power = high	_	1000	1300	μA	
SID95	I _{DD_MED}	Power = medium	-	500	-	μA	
SID96	I _{DD_LOW}	Power = low	-	250	350	μA	
GBW (Loa	d = 20 pF, 0.1 mA	. V _{DDA} = 2.7 V)					
SID97	GBW_HI	Power = high	6	-	-	MHz	
SID98	GBW_MED	Power = medium	4	-	-	MHz	
SID99	GBW_LO	Power = low	-	1	-	MHz	
IOUT_MAX ($V_{\rm DDA} \ge 2.7 \ \rm V, \ 500$	mV from Rail)		•			
SID100	IOUT_MAX_HI	Power = high	10	-	-	mA	
SID101	IOUT_MAX_MID	Power = medium	10	-	-	mA	
SID102	IOUT_MAX_LO	Power = low	-	5	-	mA	
I _{OUT} (V _{DDA}	= 1.71 V, 500 mV	from Rail)					
SID103	I _{OUT_MAX_HI}	Power = high	4	-	-	mA	
SID104	IOUT_MAX_MID	Power = medium	4	-	-	mA	
SID105	IOUT_MAX_LO	Power = low	-	2	-	mA	
SID106	V _{IN}	Charge pump on, $V_{DDA} \ge 2.7 V$	-0.05	-	$V_{DDA} - 0.2$	V	
SID107	V _{CM}	Charge pump on, $V_{DDA} \ge 2.7 V$	-0.05	-	$V_{DDA} - 0.2$	V	
V _{OUT} (V _{DD}	<u>A</u> ≥ 2.7 V)						
SID108	V _{OUT_1}	Power = high, I _{LOAD} =10 mA	0.5	-	$V_{DDA} - 0.5$	V	
SID109	V _{OUT_2}	Power = high, I _{LOAD} =1 mA	0.2	-	$V_{DDA} - 0.2$	V	
SID110	V _{OUT_3}	Power = medium, I _{LOAD} =1 mA	0.2	-	$V_{DDA} - 0.2$	V	
SID111	V _{OUT_4}	Power = low, I _{LOAD} =0.1 mA	0.2	-	$V_{DDA} - 0.2$	V	
SID112	V _{OS_TR}	Offset voltage, trimmed	1	±0.5	1	mV	High mode



SID114 V SID115 V SID116 V SID116 V SID117 V SID118 C SID119 F Noise V SID120 V SID121 V SID122 V SID123 V SID124 C SID125 S SID126 T Comp_mode SID127 SID128 T	V _{OS_TR} V _{OS_TR} V _{OS_DR_TR} V _{OS_DR_TR} V _{OS_DR_TR} CMRR PSRR V _{N1} V _{N2} V _{N2} V _{N3} V _{N4} C _{LOAD}	Offset voltage, trimmed Offset voltage, trimmed Offset voltage drift, trimmed Offset voltage drift, trimmed Offset voltage drift, trimmed Offset voltage drift, trimmed DC At 1 kHz, 100-mV ripple Input referred, 1 Hz–1 GHz, power = high Input referred, 1 kHz, power = high Input referred, 10 kHz, power = high Stable up to maximum load. Performance specs at 50 pF	- -10 - - 65 70 - - - - - - - -	+1 +2 +3 +10 +10 70 85 85 94 72 28 15	- 10 - - - - - - - - - - - - - -	mV mV/°C μV/°C dB dB μVrms nV/rtHz nV/rtHz	Medium mode Low mode High mode Medium mode Low mode V _{DDD} = 3.6 V, High-power mode V _{DDD} = 3.6 V
SID115 V SID116 V SID117 V SID117 V SID118 C SID119 F Noise V SID120 V SID121 V SID122 V SID123 V SID124 C SID125 S SID126 T Comp_mode SID127 SID128 T	V _{OS_DR_TR} V _{OS_DR_TR} V _{OS_DR_TR} CMRR PSRR V _{N1} V _{N2} V _{N3} V _{N4}	Offset voltage drift, trimmed Offset voltage drift, trimmed Offset voltage drift, trimmed DC At 1 kHz, 100-mV ripple Input referred, 1 Hz–1 GHz, power = high Input referred, 1 kHz, power = high Input referred, 10 kHz, power = high Input referred, 100 kHz, power = high Stable up to maximum load. Perfor-	- 65 70 - - -	+3 +10 +10 70 85 94 72 28 15	10 - - - - - - - - - - -	μV/°C μV/°C μV/°C dB dB dB μVrms nV/rtHz	High mode Medium mode Low mode V _{DDD} = 3.6 V, High-power mode
SID116 V SID117 V SID117 V SID118 C SID119 F Noise SID120 V SID120 V SID121 V SID122 V SID123 V SID124 C SID125 S SID126 T Comp_mode SID127 SID128 T	V _{OS_DR_TR} V _{OS_DR_TR} CMRR PSRR V _{N1} V _{N2} V _{N3} V _{N4}	Offset voltage drift, trimmed Offset voltage drift, trimmed DC At 1 kHz, 100-mV ripple Input referred, 1 Hz–1 GHz, power = high Input referred, 1 kHz, power = high Input referred, 10 kHz, power = high Input referred, 100 kHz, power = high Stable up to maximum load. Perfor-	- 65 70 - - -	+10 +10 70 85 94 72 28 15	- - - - - - - - - - -	μV/°C μV/°C dB dB μVrms nV/rtHz nV/rtHz	Medium mode Low mode V _{DDD} = 3.6 V, High-power mode
SID117 V SID118 C SID119 F Noise SID120 V SID121 V SID122 V SID123 V SID124 C SID124 C SID125 S SID126 T Comp_mode SID127 T SID128 T	V _{OS_DR_TR} CMRR PSRR V _{N1} V _{N2} V _{N3} V _{N4}	Offset voltage drift, trimmed DC At 1 kHz, 100-mV ripple Input referred, 1 Hz–1 GHz, power = high Input referred, 1 kHz, power = high Input referred, 10 kHz, power = high Input referred, 100 kHz, power = high Stable up to maximum load. Perfor-	- 65 70 - - -	±10 70 85 94 72 28 15	- - - - - - - -	μV/°C dB dB μVrms nV/rtHz nV/rtHz	Low mode V _{DDD} = 3.6 V, High-power mode
SID118 C SID119 F Noise SID120 V SID121 V SID122 V SID122 V SID123 V SID124 C SID125 S SID126 T Comp_mode SID127 T SID128 T	CMRR PSRR V _{N1} V _{N2} V _{N2} V _{N3} V _{N4}	DC At 1 kHz, 100-mV ripple Input referred, 1 Hz–1 GHz, power = high Input referred, 1 kHz, power = high Input referred, 10 kHz, power = high Input referred, 100 kHz, power = high Stable up to maximum load. Perfor-	70 - - -	70 85 94 72 28 15	- - - - -	dB dB µVrms nV/rtHz nV/rtHz	V _{DDD} = 3.6 V, High-power mode
SID118 C SID119 F Noise SID120 V SID121 V SID122 V SID122 V SID123 V SID124 C SID125 S SID125 S SID126 T Comp_mode SID127 T SID128 T	CMRR PSRR V _{N1} V _{N2} V _{N2} V _{N3} V _{N4}	At 1 kHz, 100-mV ripple Input referred, 1 Hz–1 GHz, power = high Input referred, 1 kHz, power = high Input referred, 10 kHz, power = high Input referred, 100 kHz, power = high Stable up to maximum load. Perfor-	70 - - -	85 94 72 28 15	- - - -	dB µVrms nV/rtHz nV/rtHz	High-power mode
NoiseSID120VSID121VSID122VSID123VSID124CSID125SSID126TComp_modeSID127TSID128T	V _{N1} V _{N2} V _{N3} V _{N4}	Input referred, 1 Hz–1 GHz, power = high Input referred, 1 kHz, power = high Input referred, 10 kHz, power = high Input referred, 100 kHz, power = high Stable up to maximum load. Perfor-	- - -	94 72 28 15	- - - -	µVrms nV/rtHz nV/rtHz	V _{DDD} = 3.6 V
SID120 V SID121 V SID122 V SID123 V SID124 C SID125 S SID126 T Comp_mode SID127 T SID128 T	V _{N2} V _{N3} V _{N4}	high Input referred, 1 kHz, power = high Input referred, 10 kHz, power = high Input referred, 100 kHz, power = high Stable up to maximum load. Perfor-	-	72 28 15	- - -	nV/rtHz	
SID121 V SID122 V SID123 V SID124 C SID125 S SID126 T Comp_mode SID127 SID128 T	V _{N2} V _{N3} V _{N4}	high Input referred, 1 kHz, power = high Input referred, 10 kHz, power = high Input referred, 100 kHz, power = high Stable up to maximum load. Perfor-	-	72 28 15	- - -	nV/rtHz	
SID122 V SID123 V SID124 C SID125 S SID126 T Comp_mode SID127 T SID128 T	V _{N3} V _{N4}	Input referred, 10 kHz, power = high Input referred, 100 kHz, power = high Stable up to maximum load. Perfor-	-	28 15	-	nV/rtHz	
SID123 V SID124 C SID125 S SID126 T Comp_mode SID127 T SID128 T	V _{N4}	Input referred, 100 kHz, power = high Stable up to maximum load. Perfor-		15	_		
SID124 C SID125 S SID126 T Comp_mode SID127 T SID128 T		Stable up to maximum load. Perfor-	-			nV/rtHz	
SID125 SID126 T Comp_mode SID127 T SID128 T	C _{LOAD}		-				
SID126 T Comp_mode SID127 T SID128 T				-	125	pF	
Comp_mode SID127 T SID128 T	Slew_rate	Cload = 50 pF, Power = High, $V_{DDA} \ge 2.7 V$	6	-	-	V/µs	
SID127 T SID128 T	T_op_wake	From disable to enable, no external RC dominating	-	300	-	μs	
SID128 T	le (Comparator	Mode; 50-mV Drive, T _{RISE} = T _{FALL} (App	orox.)				
	T _{PD1}	Response time; power = high	_	150	-	ns	
	T _{PD2}	Response time; power = medium	-	400	-	ns	
SID129 1	T _{PD3}	Response time; power = low	-	2000	-	ns	
SID130 V	Vhyst_op	Hysteresis	_	10	-	mV	
Deep-Sleep	Mode (Deep-S	leep mode operation is only guarantee	d for V _{DD}	_A > 2.5 \	/)		
SID131 G	GBW_DS	Gain bandwidth product	-	50	-	kHz	
SID132 II	IDD_DS	Current	-	15	_	μA	
SID133 V	Vos_DS	Offset voltage	_	5	_	mV	
SID134 V	Vos_dr_DS	Offset voltage drift	-	20	-	µV/°C	
SID135 V	Vout_DS	Output voltage	0.2	-	V _{DD} -0.2	V	
SID136 V	_	Common mode voltage	0.2	_	V _{DD} -1.8	V	

Table 14. Opamp Specifications (continued)

Table 15. Comparator DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID140	V _{OFFSET1}	Input offset voltage, Factory trim	-	-	±10	mV	
SID141	V _{OFFSET2}	Input offset voltage, Custom trim	-	-	±6	mV	
SID141A	V _{OFFSET3}	Input offset voltage, ultra-low-power mode	-	±12	-	mV	$V_{DDD} ≥ 2.6 V forTemp < 0 °CV_{DDD} ≥ 1.8 V forTemp ≥ 0 °C$
SID142	V _{HYST}	Hysteresis when enabled	_	10	35	mV	



Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID143	V _{ICM1}	Input common mode voltage in normal mode	0	-	V _{DDD} -0.1	V	Modes 1 and 2
SID144	V _{ICM2}	Input common mode voltage in low-power mode	0	-	V _{DDD}	V	
SID145	V _{ICM3}	Input common mode voltage in ultra low-power mode	0	-	V _{DDD} -1.15	V	$V_{DDD} ≥ 2.6 V \text{ for}$ Temp < 0 °C $V_{DDD} ≥ 1.8 V \text{ for}$ Temp ≥ 0 °C
SID146	CMRR	Common mode rejection ratio	50	_	-	dB	V _{DDD} ≥ 2.7 V
SID147	CMRR	Common mode rejection ratio	42	_	-	dB	$V_{DDD} \le 2.7 V$
SID148	I _{CMP1}	Block current, normal mode	_	_	400	μA	
SID149	I _{CMP2}	Block current, low-power mode	_	_	100	μA	
SID150	I _{CMP3}	Block current in ultra-low-power mode	_	6	_	μA	$V_{DDD} \ge 2.6 V \text{ for}$ Temp < 0 °C $V_{DDD} \ge 1.8 V \text{ for}$ Temp ≥ 0 °C
SID151	Z _{CMP}	DC input impedance of comparator	35	—	-	MΩ	

Table 15. Comparator DC Specifications (continued)

Table 16. Comparator AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID152	T _{RESP1}	Response time, normal mode, 50-mV overdrive	_	38	_	ns	50-mV overdrive
SID153	T _{RESP2}	Response time, low-power mode, 50-mV overdrive	_	70	_	ns	50-mV overdrive
SID154	T _{RESP3}	Response time, ultra-low-power mode, 50-mV overdrive	_	2.3	_	μs	200-mV overdrive $V_{DDD} \ge 2.6 V \text{ for}$ Temp < 0 °C $V_{DDD} \ge 1.8 V \text{ for}$ Temp ≥ 0 °C

Temperature Sensor

Table 17. Temperature Sensor Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID155	T _{SENSACC}	Temperature-sensor accuracy	-5	±1	5	°C	–40 to +85 °C



SAR ADC

Table 18. SAR ADC DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID156	A_RES	Resolution	-	-	12	bits	
SID157	A_CHNIS_S	Number of channels - single-ended	-	-	8		8 full-speed
SID158	A-CHNKS_D	Number of channels - differential	-	-	4		Diff inputs use neighboring I/O
SID159	A-MONO	Monotonicity	-	-	-		Yes
SID160	A_GAINERR	Gain error	-	-	±0.1	%	With external reference
SID161	A_OFFSET	Input offset voltage	-	-	2	mV	Measured with 1-V V _{REF}
SID162	A_ISAR	Current consumption	-	-	1	mA	
SID163	A_VINS	Input voltage range - single-ended	V _{SS}	-	V _{DDA}	V	
SID164	A_VIND	Input voltage range - differential	V _{SS}	-	V _{DDA}	V	
SID165	A_INRES	Input resistance	-	-	2.2	kΩ	
SID166	A_INCAP	Input capacitance	-	-	10	pF	
SID312	VREFSAR	Trimmed internal reference to SAR	-1	-	1	%	Percentage of Vbg (1.024 V)

Table 19. SAR ADC AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID167	A_PSRR	Power-supply rejection ratio	70	-	-	dB	Measured at 1-V reference
SID168	A_CMRR	Common-mode rejection ratio	66	-	-	dB	
SID169	A_SAMP	Sample rate	_	-	806	ksps	
SID313	Fsarintref	SAR operating speed without external ref. bypass	-	-	100	ksps	12-bit resolution
SID170	A_SNR	Signal-to-noise ratio (SNR)	65	-	-	dB	F _{IN} = 10 kHz
SID171	A_BW	Input bandwidth without aliasing	_	-	A_SAMP/2	kHz	
SID172	A_INL	Integral nonlinearity. V _{DD} = 1.71 V to 5.5 V, 1 Msps	-1.7	-	2	LSB	V_{REF} = 1 V to V_{DD}
SID173	A_INL	Integral nonlinearity. V _{DDD} = 1.71 V to 3.6 V, 1 Msps	-1.5	-	1.7	LSB	V_{REF} = 1.71 V to V_{DD}
SID174	A_INL	Integral nonlinearity. V _{DD} = 1.71 V to 5.5 V, 500 Ksps	-1.5	-	1.7	LSB	V_{REF} = 1 V to V_{DD}
SID175	A_dnl	Differential nonlinearity. V _{DD} = 1.71 V to 5.5 V, 1 Msps	–1	-	2.2	LSB	V _{REF} = 1 V to V _{DD}
SID176	A_DNL	Differential nonlinearity. V _{DD} = 1.71 V to 3.6 V, 1 Msps	–1	-	2	LSB	V_{REF} = 1.71 V to V_{DD}
SID177	A_DNL	Differential nonlinearity. V _{DD} = 1.71 V to 5.5 V, 500 Ksps	–1	-	2.2	LSB	V_{REF} = 1 V to V_{DD}
SID178	A_THD	Total harmonic distortion	-	-	-65	dB	F _{IN} = 10 kHz