imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





CY8CKIT-050

PSoC[®] 5LP Development Kit Guide

Doc. # 001-65816 Rev. *G

Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): +1.408.943.2600 http://www.cypress.com



Copyrights

© Cypress Semiconductor Corporation, 2011-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATE-RIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

PSoC Creator[™] is a trademark, and PSoC[®] and CapSense[®] are registered trademarks of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

Flash Code Protection

Cypress products meet the specifications contained in their particular Cypress PSoC datasheets. Cypress believes that its family of PSoC products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as 'unbreakable'.

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.

Contents



	louu	ction			5
	1.1	Kit Content	ts		5
	1.2	PSoC Crea	ator		5
	1.3	Additional I	Learni	ing Resources	6
		1.3.1 Beg	ginner	Resources	6
		1.3.2 Eng	gineers	s Looking for More	6
		1.3.3 Lea	irning	from Peers	6
		1.3.4 Mor	re Coo	de Examples	6
	1.4	Document	Histor	ry	8
	1.5	Documenta	ation C	Conventions	8
2. Ge	tting	Started			9
	2.1	DVD Instal	lation		9
	2.2	Install Hard	dware		10
	2.3	Install Soft	ware.		10
	2.4	Uninstall Se	oftwar	re	10
	2.5	Verify Kit V	'ersior	n	10
3. Kit	Ope	ration			11
	3.1	Programmi	ing PS	SoC 5LP Device	11
4. Ha	rdwa	re			14
	4.1	System Blo	ock Dia	agram	14
	4.2		Descr	rintion	4 -
		Functional	0000		
		4.2.1 Pov	ver Su	upply	15
		4.2.1 Pov 4.2.	ver Su 1.1	upply Power Supply Jumper Settings	15 15 16
		4.2.1 Pov 4.2. 4.2.	ver Su 1.1 I 1.2 (upply Power Supply Jumper Settings Grounding Scheme	15 15 16 17
		Functional 4.2.1 Pov 4.2. 4.2. 4.2.	ver Su 1.1 I 1.2 (1.3 I	upply Power Supply Jumper Settings Grounding Scheme Low-Power Functionality	15 15 16 17 17
		4.2.1 Pov 4.2. 4.2. 4.2. 4.2. 4.2. 4.2.	ver Su 1.1 1.2 (1.3 1.4 /	upply Power Supply Jumper Settings Grounding Scheme Low-Power Functionality AC/DC Adaptor Specifications	15 15 16 17 17 17
		Functional 4.2.1 Pov 4.2. 4.2. 4.2. 4.2. 4.2. 4.2.	ver Su 1.1 1.2 (1.3 1.4 / 1.5	upply Power Supply Jumper Settings Grounding Scheme Low-Power Functionality AC/DC Adaptor Specifications Battery Specifications	
		4.2.1 Pov 4.2. 4.2. 4.2. 4.2. 4.2. 4.2. 4.2. 4.2	ver Su 1.1 1.2 (1.3 1.4 / 1.5 gramr	upply Power Supply Jumper Settings Grounding Scheme Low-Power Functionality AC/DC Adaptor Specifications Battery Specifications ming Interface	
		4.2.1 Pov 4.2. 4.2. 4.2. 4.2. 4.2. 4.2. 4.2. 4.2	ver Su 1.1 1.2 (1.3 1.4 / 1.5 gramr 2.1 (Power Supply Jumper Settings Grounding Scheme Low-Power Functionality AC/DC Adaptor Specifications Battery Specifications ming Interface Onboard Programming Interface	
		4.2.1 Pov 4.2. 4.2. 4.2. 4.2. 4.2. 4.2. 4.2. 4.2	ver Su 1.1 1.2 (1.3 1.4 / 1.5 gramr 2.1 (2.2)	upply Power Supply Jumper Settings Grounding Scheme Low-Power Functionality AC/DC Adaptor Specifications Battery Specifications ming Interface Onboard Programming Interface JTAG/SWD Programming	
		Functional 4.2.1 Pov 4.2. 4.2. 4.2. 4.2. 4.2. 4.2. 4.2. 4.2	ver Su 1.1 1.2 (1.3 1.4 / 1.5 gramr 2.1 (2.2 & B Con	upply Power Supply Jumper Settings Grounding Scheme Low-Power Functionality AC/DC Adaptor Specifications Battery Specifications ming Interface Onboard Programming Interface JTAG/SWD Programming nmunication	
		Functional 4.2.1 Pow 4.2. 4.2. 4.2. 4.2. 4.2. 4.2. 4.2. 4.2. 4.2.2 Pro 4.2.3 USE 4.2.4 Boo	ver Su 1.1 1.2 (1.3 1.4 / 1.5 gramr 2.1 (2.2) B Con ost Co	Power Supply Jumper Settings Grounding Scheme Low-Power Functionality AC/DC Adaptor Specifications Battery Specifications ming Interface Onboard Programming Interface JTAG/SWD Programming nmunication	15 15 16 17 17 18 18 18 18 18 19 19 20 20 21
		Functional 4.2.1 Pow 4.2. 4.2. 4.2. 4.2. 4.2. 4.2. 4.2.2 Pro 4.2.3 USI 4.2.3 USI 4.2.4 Boo 4.2.5 32-I	ver Su 1.1 1.2 (1.3 1.4 / 1.5 gramr 2.1 (2.2 , B Com ost Co kHz al	upply Power Supply Jumper Settings Grounding Scheme Low-Power Functionality AC/DC Adaptor Specifications Battery Specifications ming Interface Onboard Programming Interface JTAG/SWD Programming nmunication onvertor nd 24-MHz Crystal	15 15 16 17 17 18 18 18 18 18 19 19 20 21 21
		Functional 4.2.1 Pow 4.2. 4.2. 4.2. 4.2. 4.2. 4.2. 4.2.2 Pro 4.2.3 USF 4.2.4 Boo 4.2.5 32-1 4.2.6 Pro	ver Su 1.1 1.2 (1.3 1.4 / 1.5 gramr 2.1 (2.2 B Con pst Co kHz at tection	Power Supply Jumper Settings Grounding Scheme Low-Power Functionality AC/DC Adaptor Specifications Battery Specifications ming Interface Onboard Programming Interface JTAG/SWD Programming nmunication onvertor nd 24-MHz Crystal n Circuit.	15 15 16 17 17 17 18 18 18 18 18 19 20 20 21 21 21
		Functional 4.2.1 Pow 4.2. 4.2. 4.2. 4.2. 4.2. 4.2. 4.2. 4.2. 4.2.2 Pro 4.2.3 USI 4.2.4 Boo 4.2.5 32-1 4.2.6 Pro 4.2.7 4.2.	ver Su 1.1 1.2 (1.3 1.4 / 1.5 1.4 / 2.1 (2.2 0 B Com bst Co kHz at tection 6.1	Power Supply Jumper Settings Grounding Scheme Low-Power Functionality AC/DC Adaptor Specifications Battery Specifications ming Interface Onboard Programming Interface JTAG/SWD Programming nmunication onvertor nd 24-MHz Crystal n Circuit Functional Description	15 15 16 17 17 17 18 18 18 18 18 18 19 20 20 21 21 21 21 22
		Functional 4.2.1 Pov 4.2. 4.2. 4.2. 4.2. 4.2. 4.2. 4.2. 4.2. 4.2.2 Pro 4.2.3 USI 4.2.4 Boo 4.2.5 32-I 4.2.6 Pro 4.2.7 PSo	ver Su 1.1 1.2 (1.3 1.3 1.5 1.5 gramr 2.1 (2.2) B Com ost Co kHz an tection 6.1 bc 5L	Power Supply Jumper Settings Grounding Scheme Low-Power Functionality AC/DC Adaptor Specifications Battery Specifications ming Interface Onboard Programming Interface JTAG/SWD Programming nmunication onvertor nd 24-MHz Crystal n Circuit. Functional Description P Development Kit Expansion Ports	15 15 16 17 17 17 18 18 18 18 18 18 19 20 20 21 21 21 21 21 22 23
		Functional 4.2.1 Pov 4.2. 4.2. 4.2. 4.2. 4.2. 4.2. 4.2. 4.2. 4.2.2 Pro 4.2.3 USI 4.2.4 Boo 4.2.5 32-I 4.2.6 Pro 4.2.7 PSo 4.2.7 PSo	ver Su 1.1 1.2 (1.3 1.4 / 1.5 gramr 2.1 (2.2 (B Com ost Co kHz an tection 6.1 bC 5L 7.1	Power Supply Jumper Settings Grounding Scheme Low-Power Functionality AC/DC Adaptor Specifications Battery Specifications ming Interface Onboard Programming Interface JTAG/SWD Programming nmunication onvertor nd 24-MHz Crystal n Circuit Functional Description P Development Kit Expansion Ports Port D	15 15 16 17 17 17 17 18 18 18 19 20 21 21 21 22 23 23 23
		Functional 4.2.1 Pow 4.2. 4.2. 4.2. 4.2. 4.2. 4.2. 4.2.2 Pro 4.2.3 USI 4.2.4 Boo 4.2.5 32-I 4.2.6 Pro 4.2.7 PSo 4.2.7 PSo 4.2.7 4.2.	ver Su 1.1 1.2 (1.3 1.3 1.5 gramr 2.1 (2.2 (B Con bst Co kHz at tection 6.1 bc 5L 7.1 7.2	Power Supply Jumper Settings Grounding Scheme Low-Power Functionality AC/DC Adaptor Specifications Battery Specifications ming Interface Onboard Programming Interface JTAG/SWD Programming nmunication novertor nd 24-MHz Crystal n Circuit. Functional Description P Development Kit Expansion Ports Port D Port D	15 15 16 17 17 18 18 18 18 18 19 19 20 21 20 21 21 21 21 21 22 23 23 23 25



4.2.9 Prototyping Area	
4.2.10 Character LCD	
4.2.11 CapSense Sensors	
·	

5. Code Examples

30

5.1	Introduc	ction	.30
	5.1.1 I	Programming the Code Examples	.30
5.2	Project:	VoltageDisplay SAR ADC	.31
	5.2.1	Project Description	.31
	5.2.2	Hardware Connections	.31
	5.2.3	SAR ADC Configuration	.31
	5.2.4	Verify Output	.32
5.3	Project:	VoltageDisplay DelSigADC	.32
	5.3.1	Project Description	.32
	5.3.2	Hardware Connections	.32
	5.3.3 I	DelSig ADC Configuration	.33
	5.3.4	Verify Output	.34
5.4	Project:	IntensityLED	.35
	5.4.1	Project Description	.35
	5.4.2	Hardware Connections	.35
	5.4.3	Verify Output	.35
5.5	Project:	LowPowerDemo	.35
	5.5.1	Project Description	.35
	5.5.2	Hardware Connections	.35
	5.5.3	Verify Output	.36
5.6	Project:	CapSense	.37
	5.6.1	Project Description	.37
	5.6.2	Hardware Connections	.37
	5.6.3	Verify Output	.37
5.7	Project:	ADC DAC	.38
	5.7.1 I	Project Description	.38
	5.7.2	Hardware Connections	.38
	5.7.3	Verify Output	.38

A. Appendix

40

•		
A.1	Schematic	40
A.2	Board Layout	46
	A.2.1 PDC-09356 Top	46
	A.2.2 PDC-09356 Power	47
	A.2.3 PDC-09356 Ground	48
	A.2.4 PDC-09356 Bottom	49
A.3	Bill of Materials (BOM)	50
A.4	Pin Assignment Table	55



Thank you for your interest in the CY8CKIT-050 PSoC[®] 5LP Development Kit. This kit allows you to develop precision analog and low-power designs using PSoC 5LP. You can design your own projects with PSoC Creator™ or alter the sample projects provided with this kit.

The CY8CKIT-050 PSoC 5LP Development Kit is based on the PSoC 5LP family of devices. PSoC 5LP is a Programmable System-on-Chip[™] platform for 8-bit, 16-bit, and 32-bit applications. It combines precision analog and digital logic with a high-performance CPU. With PSoC, you can create the exact combination of peripherals and integrated proprietary IP to meet your application requirements.

1.1 Kit Contents

The PSoC 5LP Development Kit contains:

- Development board
- Kit DVD
- Quick start guide
- USB A to mini-B cable
- 3.3-V LCD module

Inspect the contents of the kit; if you find any part missing, contact your nearest Cypress sales office for help.

1.2 PSoC Creator

Cypress's PSoC Creator software is a state-of-the-art, easy-to-use integrated development environment (IDE) that introduces a hardware and software design environment based on classic schematic entry and revolutionary embedded design methodology.

With PSoC Creator, you can:

- Create and share user-defined, custom peripherals using hierarchical schematic design.
- Automatically place and route select components and integrate simple glue logic, normally located in discrete muxes.
- Trade off hardware and software design considerations allowing you to focus on what matters and getting to market faster.

PSoC Creator also enables you to tap into an entire tools ecosystem with integrated compiler tool chains, RTOS solutions, and production programmers to support both PSoC 3 and PSoC 5LP.



1.3 Additional Learning Resources

Visit http://www.cypress.com/go/psoc5 for additional learning resources in the form of datasheets, application notes, and technical reference manual.

1.3.1 Beginner Resources

AN77759 - Getting Started with PSoC 5

PSoC Creator Training

1.3.2 Engineers Looking for More

AN54460 - PSoC 3, PSoC 4, and PSoC 5LP Interrupts

AN52705 - PSoC 3 and PSoC 5LP - Getting Started with DMA

AN52701 - PSoC 3 and PSoC 5LP - Getting Started with Controller Area Network (CAN)

AN54439 - PSoC 3 and PSoC 5LP External Crystal Oscillators

AN52927 - PSoC 3 and PSoC 5LP - Segment LCD Direct Drive

Cypress continually strives to provide the best support. Click here to view a growing list of application notes for PSoC 3, PSoC 4, and PSoC 5LP.

1.3.3 Learning from Peers

Cypress Developer Community Forums

1.3.4 More Code Examples

PSoC Creator provides several example projects that make code development fast and easy. To access these example projects, click on **Find Example Project...** under the **Example and Kits** section in the **Start Page** of PSoC Creator or navigate to **File > Open > Example Project...**

Figure 1-1. Find Example Project

Start Page	Eile	Edit	⊻iew	Debug	Project	<u>B</u> uild	<u>T</u> ools	Window	He
PSoC [®] Creator™		<u>N</u> ew			•		a x	50	
		<u>O</u> pen			•	<u>6</u>	<u>Project/W</u>	/orkspace	
Recent Projects		<u>A</u> dd			•	<u></u>	<u>F</u> ile	Ctrl+O	J I
Create New Project		⊆lose		C	trl+F4	E	Example P	Project	
Open Existing Project									
Getting Started									
PSoC Creator Start Page									
Quick Start Guide									
Intro to PSoC Creator									
PSoC Creator Training									
Design Tutorials									
Getting Started With PSoC 3									
Getting Started With PSoC 5LP									
Examples and Kits									
Find Example Project									
🕀 Kits 💋									



The Find Example Project section has various filters that help you locate the most relevant project. PSoC Creator provides several starter designs. These designs highlight features that are unique to PSoC devices. They allow you to create a design with various components, instead of creating an empty design; the code is also provided. To use a starter design for your project, navigate to **File > New > Project** and select the design required.

Figure 1	1-2.	New	Pro	ject
----------	------	-----	-----	------

w Project	and an and a second		23		
Design	Other	4	₽		
Empty Ter	mplates		*		
🛄 Ei	mpty PSoC 3 Design	Creates a PSoC 3, 8 bit, design project.			
Er	mpty PSoC 4 Design	Creates a PSoC 4, 32 bit, design project.			
🔲 Er	mpty PSoC 5LP Design	Creates a PSoC 5LP, 32 bit, design project.			
PSoC 3 St	tarter Designs				
Pa Al	DC_DMA_VDAC	Shows how to transfer data from an ADC to a DAC using DMA with no CPU intervention.			
De De	elSig_16Channel	Shows a 16-channel, 12-bit Delta Sigma ADC in PSoC 3 sequenced in hardware; samples are transferred from ADC to SRAM using DMA - without processor intervention.			
De De	elSig_l2CM	Shows the 16-bit differential ADC, hardware multiplexed into 8 channels and transported over I2C.			
De De	elSig_l2CS	Shows the 16-bit differential ADC, hardware multiplexed into 8 channels and transported over I2C.			
De De	elSig_SPIM	Shows the 16-bit differential ADC, hardware multiplexed into 8 channels and transported over SPI.			
Pa Fi	Iter_ADC_VDAC	Shows how to filter an analog input all in hardware, and provides all the DMA setup to transfer the data from the ADC directly to the Digital Filter Block, bypassing the processor.			
Pa H	W_Fan_Control_with_Alert	Shows how performing fan control in hardware completely frees up the CPU.			
PSoC 4 St	arter Designs		+		
Name:	Design01				
ocation:	C:\Program Files\Cypress		•••		
Advanced	I				
		OK Cancel	-		
			-		

The example projects and starter designs are designed for the CY8CKIT-001 PSoC Development Kit. However, these projects can be converted for use with the CY8CKIT-030 PSoC 3 Development Kit or CY8CKIT-050 PSoC 5LP Development Kit by following the procedure in the knowledge base article Migrating Project from CY8CKIT-001 to CY8CKIT-030 or CY8CKIT-050.



1.4 Document History

Revision	PDF Creation Date	Origin of Change	Description of Change
**	03/01/2011	PVKV	Initial version of kit guide
*A	04/28/2011	RKAD	Updated Schematic
*В	12/15/2011	RKAD	Added sections 4.2.1.4 and 4.2.1.5. Added Pin Assignment table in the Appendix. Updated bill of materials. Content updates throughout the document
*C	05/15/2012	SASH	Updated the Additional Resources section
*D	06/18/2012	SASH	Updated DVD Installation on page 9.
*E	11/09/2012	SASH	Updated images and content.
*F	07/12/2013	SASH	Added another item to the Warnings list in section 4.2.1.1. Updates for PSoC Creator 2.2.
*G	08/22/2013	SASH	Updated Figure 1-1, Figure 1-2, Figure 2-1, Figure 5-4, and Figure 5-5. Updated Install Software on page 10. Added note in Verify Output on page 35. Updated to PSoC Creator 3.0.

1.5 Documentation Conventions

Table 1-1. Document Conventions for Guides

Convention	Usage
Courier New	Displays file locations, user entered text, and source code: C:\cd\icc\
Italics	Displays file names and reference documentation: Read about the <i>sourcefile.hex</i> file in the <i>PSoC Designer User Guide</i> .
[Bracketed, Bold]	Displays keyboard commands in procedures: [Enter] or [Ctrl] [C]
File > Open	Represents menu paths: File > Open > New Project
Bold	Displays commands, menu paths, and icon names in procedures: Click the File icon and then click Open .
Times New Roman	Displays an equation: 2+2=4
Text in gray boxes	Describes cautions or unique functionality of the product.





This chapter describes how to install and configure the PSoC 5LP Development Kit. Kit Operation chapter on page 11 describes the kit operation. It explains how to program a PSoC 5LP device with PSoC Programmer and use the kit with the help of a code example. To reprogram the PSoC device with PSoC Creator, see the installation instructions for PSoC Creator. Hardware chapter on page 14 details the hardware operation. Code Examples chapter on page 30 provides instructions to create a simple code example. The Appendix on page 40 provides the Schematic on page 40 and Bill of Materials (BOM) on page 50 associated with the PSoC 5LP Development Kit.

2.1 DVD Installation

Follow these steps to install the PSoC 5LP Development Kit software:

1. Insert the kit DVD into the DVD drive of your PC. The DVD is designed to auto-run and the kit menu appears.



Figure 2-1. Kit Menu

Note If auto-run does not execute, double-click cyautorun.exe on the root directory of the DVD.



Figure 2-2. DVD Root Directory



After the installation is complete, the kit contents are available at the following location: <Install Directory>\Cypress\PSoC 5LP Development Kit\<version>

2.2 Install Hardware

No hardware installation is required for this kit.

2.3 Install Software

When installing the PSoC 5LP Development Kit, the installer checks if your system has the required software. These include PSoC Creator, PSoC Programmer, Windows Installer, .NET, and Keil Complier. If these applications are not installed, the installer installs them in your PC before installing the kit. If Acrobat Reader application is not installed in your PC, then the installer provides the link to install the same and this does not prevent kit installation. Note that Adobe reader is required to view the kit documents.

Install the following software from the kit DVD:

- PSoC Creator 3.0 or later
- PSoC Programmer 3.19.1 or later
 Note When installing PSoC Programmer, select Typical on the Installation Type page.
- Code examples (provided in the Firmware folder)

2.4 Uninstall Software

The software can be uninstalled using one of the following methods:

- Go to Start > Control Panel > Add or Remove Programs; select the Remove button.
- Go to Start > All Programs > Cypress > Cypress Update Manager > Cypress Update Manager; select the Uninstall button.
- Insert the installation DVD and click Install PSoC 5LP Development Kit button. In the Cylnstaller for PSoC 5LP Development Kit 2.1 window, select Remove from the Installation Type drop-down menu. Follow the instructions to uninstall.

2.5 Verify Kit Version

To know the kit revision, look for the white sticker on the bottom left, on the reverse of the kit box. If the revision reads CY8CKIT-050B, then, you own the latest version.

To upgrade CY8CKIT-050/CY8CKIT-050A to CY8CKIT-050B, you can purchase our latest kits at http://www.cypress.com/go/CY8CKIT-050.



The code examples in the PSoC 5LP Development Kit help you develop precision analog applications using the PSoC 5LP family of devices. The board also has hooks to enable low-power measurements for low-power application development and evaluation.

3.1 Programming PSoC 5LP Device

The default programming interface for the board is a USB-based onboard programming interface. To program the device, plug the USB cable to the programming USB connector J1, as shown in Figure 3-1.

Figure 3-1. Connect USB Cable to J1



When plugged in, the board enumerates as DVKProg5. After enumeration, initiate, build, and then program using PSoC Creator.

When using onboard programming, it is not necessary to power the board from the 12-V or 9-V DC supply or a battery. You can use the USB power to the programming section.

If the board is already powered from another source, plugging in the programming USB does not damage the board.

The PSoC 5LP device on the board can also be programmed using a MiniProg3 (CY8CKIT-002). To use MiniProg3 for programming, use the connector J3 on the board, as shown in Figure 3-2.

Note The MiniProg3 (CY8CKIT-002) is not part of the PSoC 5LP Development Kit contents. It can be purchased from the Cypress Online Store.



Figure 3-2. Connect MiniProg3



With the MiniProg3, programming is similar to the onboard programmer; however, the setup enumerates as a MiniProg3.

The Select Debug Target window may be displayed, as shown in the following figure.

Figure 3-3. Select Debug Target

Select Debug Target	8 ×
■-5 DVKProg5/000000000D	DVKProg5/000000000D
PSoC 5LP CY8C5868AXI-LP035	POWER = 3 FREQUENCY = 1500000 PROTOCOL = SWD
	DVKProg5 version 1.19
Show all targets	Port Setting Port Acquire
	ок

Click **Port Acquire**. The window appears as follows. Click **Connect** to start programming.



Figure 3-4. Click Connect

Select Debug Target	8 ×
E⊢	PSoC 5LP CY8C5868AXI-LP035 PSoC 5LP (ARM CM3) Silicon ID: 0x2BA01477 Revision: PRODUCTION Target unacquired
Show all targets	▼ <u>C</u> onnect
	ОК

4. Hardware



4.1 System Block Diagram

The PSoC 5LP Development Kit has the following sections:

- Power supply system
- Programming interface
- USB communications
- Boost convertor
- PSoC 5LP and related circuitry
- 32-kHz crystal
- 24-MHz crystal
- Port E (analog performance port) and port D (CapSense[®] or generic port)
- RS-232 communications interface
- Prototyping area
- Character LCD interface
- CapSense buttons and sliders

Note P0[2] is connected to the SAR bypass capacitor C40, which can be selected by shorting jumper J43. P0[4] is connected to the SAR bypass capacitor C55, which can be selected by shorting jumper J44.





Figure 4-1. PSoC 5LP Development Kit Details

4.2 Functional Description

4.2.1 Power Supply

The power supply system on this board is versatile; input supply can be from the following sources:

- 9-V or 12-V wall wart supply using connector J4
- 9-V battery connector using connectors BH1 and BH2
- USB power from communications section using connector J2
- USB power from the onboard programming section using connector J1
- Power from JTAG/SWD programming interface using connector J3
- Power through boost convertor that uses the input test points VBAT and GND



The board power domain has five rails:

- Vin rail: This is where the input of the onboard regulators are connected. This domain is powered through protection diodes.
- 5-V rail: This is the output of the 5-V regulator U2. The rail has a fixed 5-V output regardless of jumper settings. The voltage in this rail can be less than 5 V only when the board is powered by the USB. This 5-V rail powers the circuits that require fixed 5-V supply.
- 3.3-V rail: This is the output of the 3.3-V regulator U4. This rail remains 3.3 V regardless of jumper settings or power source changes. It powers the circuits requiring fixed 3.3-V supply such as the onboard programming section.
- Vddd rail: This rail provides power to the digital supply for the PSoC device. It can be derived from either the 5-V or 3.3-V rail. The selection is made using J10 (3-pin jumper).
- Vdda rail: This rail provides power to the analog supply of the PSoC device. It is the output of a low-noise regulator U1. The regulator is a variable output voltage and can be either 3.3 V or 5 V. This is done by changing the position on J11 (3-pin jumper).

The following block diagram shows the structure of the power system on the board.



Figure 4-2. Power System Structure

4.2.1.1 Power Supply Jumper Settings

Figure 4-3. Jumper Settings





Two jumpers govern the power rails on the board. J10 is responsible for the selection of Vddd (digital power) and J11 selects the VADJ of Vdda (analog power).

The jumper settings for each power scheme are as follows.

Powering Scheme	Jumper Settings		
Vdda = 5 V, Vddd = 5 V	J10 in 5-V setting and J11 in 5-V setting.		
Vdda = 3.3 V, Vddd = 3.3 V	J10 in 3.3-V setting and J11 in 3.3-V setting.		
Vdda = 5 V, Vddd = 3.3 V	J10 in 3.3-V setting and J11 in 5-V setting.		
Vdda = 3.3 V, Vddd = 5 V	Can be achieved, but is an invalid condition because the PSoC 5LP silicon performance cannot be guaranteed.		

Warning:

- The PSoC device performance is guaranteed when Vdda is greater than or equal to Vddd. Failure to meet this condition can have implications on the silicon performance.
- When USB power is used, ensure a 3.3-V setting on both analog and digital supplies. This is because the 5-V rail of the USB power is not accurate and is not recommended.
- If separate analog and digital power supplies are used, the analog supply ramp rate may be slower than that of the digital supply. This may cause I/Os to be in an indeterminate state until the power supplies stabilize.

4.2.1.2 Grounding Scheme

The board design considers analog designs as major target applications. Therefore, the grounding scheme in the board is unique to ensure precision analog performance.

The board has three types of ground:

- GND This is the universal ground where all the regulators are referred. Both Vssd and Vssa connect to this ground through a star connection.
- Vssd This is the digital ground and covers the digital circuitry on the board, such as RS-232 and LCD.
- Vssa This is the analog ground and covers the grounding for analog circuitry present on the board, such as the reference block.

When creating custom circuitry in the prototyping area provided on the board, remember to use the Vssa for the sensitive analog circuits and Vssd for the digital ones.

Port E on the board is the designated analog expansion connector. This connector brings out ports 0, 3, and 4, which are the best performing analog ports on PSoC 3 and PSoC 5 devices. Port E has two types of grounds. One is the analog ground (GND_A in the silkscreen, Vssa in the schematic), which connects directly to the analog ground on the board. The other ground, known as GND, is used for the digital and high-current circuitry on the expansion board. This differentiation on the connector grounds helps the expansion board designer to separate the analog and digital ground on any high-precision analog boards being designed for port E.

4.2.1.3 Low-Power Functionality

The kit also facilitates application development, which requires low power consumption. Low-power functions require a power measurement capability, also available in this kit.



The analog supply is connected to the device through the 0- Ω resistor (R23). By removing this resistor and connecting an ammeter in series using the test points, Vdda_p and Vdda, you can measure the analog power used by the system.

The digital supply can be monitored by removing the connection on jumper J10 and connecting an ammeter in place of the short. This allows to measure the digital power used by the system.

The board provides the ability to measure analog and digital power separately. To measure power at a single point, rather than at analog and digital separately, remove resistor R23 to disconnect the analog regulator from powering the Vdda and short Vdda and Vddd through R30. The net power can now be measured at jumper J10 similar to the digital power measurement. To switch repeatedly between R23 and R30, moving around the 0- Ω resistors can be discomforting. Hence, a J38 (unpopulated) is provided to populate a male 3-pin header and have a shorting jumper in the place of R23/R30.

While measuring device power, make the following changes in the board to avoid leakage through other components that are connected to the device power rails.

- Disconnect the RS-232 power by disconnecting R58. An additional jumper capability is available as J37 if you populate it with a 2-pin male header.
- Disconnect the potentiometer by disconnecting J30.
- Ground the boost pins if boost operation is not used by populating R1, R28, and R29. Also make sure R25 and R31 are not populated.

4.2.1.4 AC/DC Adaptor Specifications

Use adaptors with the following specifications:

- Input voltage: 100 to 240 VAC, 50 Hz to 60 Hz, 1A
- Output voltage: 12 VDC, 1A
- Power output: 12 W
- Polarization: Positive center
- Certification: CE certified

Some recommended part numbers include EPSA120100U-P5P-EJ (CUI Inc.) and LTE12W-S2 (Li Tone Electronics Co. Ltd).

4.2.1.5 Battery Specifications

Use batteries with the following specifications:

- Battery size: 6LR61 (9 V)
- Output voltage: 9 VDC
- Type: Non-rechargeable alkaline consumer batteries
- RoHS status: RoHS compliant
- Lead free status: Pb-free

Some recommended part numbers include 6LR61XWA/1SB (Panasonic), MN1604 (Duracell), and 6LR61 (Energizer).

4.2.2 Programming Interface

This kit allows programming in two modes:

- Using the onboard programming interface
- Using the JTAG/SWD programming interface with a MiniProg3

4.2.2.1 Onboard Programming Interface

The onboard programmer interfaces with your PC through a USB connector, as shown in Figure 4-4.

Figure 4-4. Onboard Programming Interface



When the USB programming is plugged into the PC, it enumerates as DVKProg5 and you can use the normal programming interface from PSoC Creator to program this board through the onboard programmer.

A 0- Ω resistor R9 is provided on the board to disconnect power to the onboard programmer.

4.2.2.2 JTAG/SWD Programming

Apart from the onboard programming interface, the board also provides the option of using the MiniProg3. This interface is much faster than the onboard program interface. The JTAG/SWD programming is done through the 10-pin connector, J3.



Figure 4-5. JTAG/SWD Programming



The JTAG/SWD programming using J3 requires the MiniProg3 programmer, which can be purchased from http://www.cypress.com/go/CY8CKIT-002.

Note While using MiniProg3, only the Reset mode is supported with this kit.

4.2.3 USB Communication

The board has a USB communications interface that uses the connector, as shown in Figure 4-6. The USB connector connects to the D+ and D– lines on the PSoC to enable development of USB applications using the board. This USB interface can also supply power to the board, as discussed in Power Supply on page 15.



Figure 4-6. USB Interface



4.2.4 Boost Convertor

The PSoC 5LP device has the unique capability of working from a voltage supply as low as 0.5 V. This is possible using the boost convertor. The boost convertor uses an external inductor and a diode. These components are prepopulated on the board. Figure 4-7 shows the boost convertor.

To enable the boost convertor functionality, make the following hardware changes on the board.

- Populate resistors R25, R27 (populated by default), R29, and R31 with 0-Ω resistors.
 Note See the Bill of Materials (BOM) on page 50 for the manufacturer part number.
- Ensure that R1 and R28 are not populated

After making these changes, you can configure the project to create a boost convertor-based design. The input power supply to the boost convertor must be provided through the test points marked Vbat and GND.



Figure 4-7. Boost Converter

4.2.5 32-kHz and 24-MHz Crystal

PSoC 5LP has an on-chip real time clock (RTC), which can function in sleep. This requires an external 32-kHz crystal, which is provided on the board to facilitate RTC-based designs. The PSoC 5LP also has an external MHz crystal option in applications where the IMO tolerance is not satisfactory. In these applications, the board has a 24-MHz crystal to provide an accurate main oscillator.

4.2.6 Protection Circuit

A reverse-voltage and over-voltage protection circuit is added to the expansion port on the 5-V and 3.3-V lines.

The protection circuit consists of two P-channel MOSFET on the power line, allowing the current to flow from input to output depending on the voltages applied at the external board connector. Figure 4-8 and Figure 4-9 are protection circuits placed between EBK and the onboard components on the 5-V and 3.3-V lines.





Figure 4-8. Schematic for Protection Circuit on 5-V Power Line

Figure 4-9. Schematic for Protection Circuit on 3.3-V Power Line



4.2.6.1 Functional Description

The protection circuit will protect from a maximum over-voltage or reverse-voltage of 12 V. The cutoff voltage on the 5-V line is 5.7 V and on the 3.3-V line is 3.6 V. This means, if you apply more than this voltage level from the external board connector side, the p-MOS Q5 will turn off, thus protecting PSoC and other onboard components. The current consumption of these protection circuits is less than 6 mA.

When voltage from the external connector is between 1.8 V and 3.3 V, the p-MOS Q4 conducts. Because the voltage across R16 is less than the threshold voltage (Vth) of p-MOS Q6, it will turn off and the p-MOS Q5 conducts, allowing voltage supply to the DVK.

When the external power supply exceeds 3.3 V, the p-MOS Q5 starts conducting. This eventually turns off p-MOS Q6 at 3.6 V, protecting the DVK from over-voltage.

When a reverse voltage is applied across the protection circuit from the external connector side, Q4 P-MOS will turn off, thus protecting the components on the board from reverse voltage.



If you are using the regulator power supply from the board to power the external modules, both the P-MOS Q4 and Q5 will always be in the On state, allowing the flow of current with a maximum of 22 mV drop across the circuit when the current consumed by the external module is 150 mA.

Note The working of protection circuit on the 3.3-V and 5-V lines is as described. For the purpose of explanation, the annotation of 3.3-V protection circuitry (Figure 4-9) is used.

4.2.7 PSoC 5LP Development Kit Expansion Ports

The PSoC 5LP Development Kit has two expansion ports, port D and port E, each with their own unique features.

4.2.7.1 Port D

This is the miscellaneous port designed to handle CapSense-based application boards and digital application boards. The signal routing to this port adheres to the stringent requirements needed to provide good performance CapSense. This port can also be used for other functions and expansion board kits (EBKs).

This port is not designed for precision analog performance. The pins on the port are functionally compatible to port B of the PSoC Development Kit. Any project made to function on port B of the PSoC Development Kit can be easily ported over to port D on this board. A caveat to this is that there is no opamp available on this port; therefore, opamp-based designs are not recommended for use on this port.

The following figure shows the pin mapping for the port.









4.2.7.2 Port E

This is the analog port on the kit and has special layout considerations. It also brings out all analog resources such as dedicated opamps to a single connect. Therefore, this port is ideal for precision analog design development. This port is functionally compatible to port A of the PSoC Development Kit and it is easy to port an application developed on port A.

This port has two types of grounds, CGND1 and CGND2. The two grounds are connected to the GND on the board, but are provided for expansion boards designed for analog performance. The expansion boards have an analog and digital ground. The two grounds on this port help to keep it distinct even on this board until it reaches the GND plane.





Figure 4-11. Port E